Design of Real-time Simulation Platform Based on Hardware Acceleration

KONG Lu; ZHANG Tao; WANG Jin-bo; ZHOU Shan

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of Real-time Simulation Platform Based on Hardware Acceleration

更新时间：2026-09-04

- Design of Real-time Simulation Platform Based on Hardware Acceleration
- Vol. 33, Issue 1, Pages: 34-36(2016)
- 作者机构：
  
  中国科学院机构空间应用工程与技术中心,北京,100094
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
孔璐, 张涛, 王金波, 周珊. 基于硬件加速的实时仿真平台构建技术[J]. 微电子学与计算机, 2016, 33(1): 34-36.

KONG Lu, ZHANG Tao, WANG Jin-bo, et al. Design of Real-time Simulation Platform Based on Hardware Acceleration[J]. 2016, 33(1): 34-36.
孔璐, 张涛, 王金波, 周珊. 基于硬件加速的实时仿真平台构建技术[J]. 微电子学与计算机, 2016, 33(1): 34-36. DOI：

KONG Lu, ZHANG Tao, WANG Jin-bo, et al. Design of Real-time Simulation Platform Based on Hardware Acceleration[J]. 2016, 33(1): 34-36. DOI：

摘要

针对复杂可编程逻辑设计及验证过程中仿真速度过慢的问题

提出了基于硬件加速的实时仿真平台构建技术.将可综合的逻辑代码下载到硬件平台中

不可综合的测试程序运行在仿真器软件中

并通过接口函数实现软、硬件之间的数据交互.实验结果表明

该技术能够有效提高仿真效率

同时具有操作灵活、可观测性强等优点.

Abstract

A real-time simulation platform based on hardware acceleration has been implemented since the simulation speed is too slow for complex integrated circuits. The codes which could be synthesized were downloaded to the hardware platform

while the other un-synthesizable ones were left running in simulation tools

and the data interaction between the hardware platform and the simulation tools is implemented by interface functions. The results of experiments indicate that the proposed platform

possessing fine flexibility and observability

can strongly heighten the simulation effort.

关键词

Keywords

references

Christopher Lavin, Marc Padilla, Jaren Lamprecht, et al. HMFlow: accelerating FPGA compilation with hard Macros for rapid prototyping[C] //Field-Programmable Custom Computing Machine(FCCM), 2011 IEEE 19th Annual International Symposium on. USA, Salt Lake City, 2011: 117-124.

田野. 基于FPGA的软硬件协同仿真平台的设计[D]. 黑龙江: 哈尔滨工业大学, 2010. .

SrivastavaR, Mudgil N, Gupta G, et al. SoC time to market improvement through device driver reuse: an industrial experience[C] //Electronic System Design(ISED), 2012 International Symposium on. India, 2012: 56-61.

徐金娜, 付方发, 王进祥. 基于FPGA的软硬件协同仿真平台的数据通路设计[J]. 微电子学与计算机, 2014, 31(3): 107-114. DOI: 107

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of a shared-memory-based spaceborne data switching architecture

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

A secure encryption authentication system based on integrated structure of TRNG and PUF

Related Author

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

FENG Zhouwu

CUI Mohan

CHEN Tao

ZHU Yifei

Related Institution

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

Xi'an Institute of Microelectronics Technology

School of Physics and Electronic Engineering, Shanxi University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰