A Coprocessor Design for the Computation of Transcendental Functions in Multi-Core Processor

HUANG Xiao-kang; DU Hui-min; LI Tao; ZHOU Jia-jia

Chinese

您当前的位置：

首页 >

文章列表页 >

A Coprocessor Design for the Computation of Transcendental Functions in Multi-Core Processor

更新时间：2026-09-04

- A Coprocessor Design for the Computation of Transcendental Functions in Multi-Core Processor
- Vol. 33, Issue 5, Pages: 42-46(2016)
- 作者机构：
  
  西安邮电大学机构电子工程学院,陕西,西安,710121
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
黄小康, 杜慧敏, 李涛, 周佳佳. 多核处理器中的超越函数协处理器设计[J]. 微电子学与计算机, 2016, 33(5): 42-46, 51.

HUANG Xiao-kang, DU Hui-min, LI Tao, et al. A Coprocessor Design for the Computation of Transcendental Functions in Multi-Core Processor[J]. 2016, 33(5): 42-46.
黄小康, 杜慧敏, 李涛, 周佳佳. 多核处理器中的超越函数协处理器设计[J]. 微电子学与计算机, 2016, 33(5): 42-46, 51. DOI：

HUANG Xiao-kang, DU Hui-min, LI Tao, et al. A Coprocessor Design for the Computation of Transcendental Functions in Multi-Core Processor[J]. 2016, 33(5): 42-46. DOI：

摘要

SMT-PAAG是一种专用于图形、图像及数字信号处理的多核处理器.介绍了SMT-PAAG处理器中的专用于计算超越函数的协处理器设计

包括其原理、特点、实现和验证.协处理器采用完全流水线结构

基于分段线性逼近的算法实现了一个统一了多种运算的四路算数通道

这些运算包括向量乘法、除法、平方根、点积、三角函数、幂指数及基于任意底的对数运算.最后在system verilog仿真平台上仿真通过并统计了每种运算的误差.

Abstract

SMT-PAAG is a multi-core processor for graphics

image and digital signal processing. This article describes the design principle

features

implementation and verification of a coprocessor which uses for transcendental functions based on SMT-PAAG. The coprocessor implements a four-way count channel with a fully pipelined architecture

based on the piecewise linear approximation algorithm

which unified various arithmetic operation including vector multiplication

division

square root

dot product

trigonometric

exponential and logarithmic computation. Finally

we simulated correctly in the simulation platform of system verilog and got the statistical errors for each operation.

关键词

Keywords

references

Byeong-Gyu Nam, Hyejung Kim, Hoi-Jun Yoo. A low-power unified arithmetic unit for programmable handheld 3-D graphics systems[J]. IEEE journal of solid-state circults, 2007, 42(8): 1767-1778. DOI: 1767

Florea C, Vertan C. Piecewise linear approximation of logarithmic image processing models for dynamic range enhancement[J]. IEEE Transactions on Power Systems, 2011, 26(4): 2581-2583. DOI: 2581

鲍宜鹏. 一种CORDIC算法优化及32位浮点反正切函数FPGA实现[J]. 电子与封装, 2015, 15(3): 22-25. DOI: 22

李涛, 肖灵芝. 面向图形和图像处理的轻核阵列机结构[J]. 西安邮电学院学报, 2012, 17(3): 41-47. DOI: 41

吴庆达, 何书专, 潘红兵, 等. 32位浮点数正余弦函数FPGA实现方法[J]. 微电子学与计算机, 2012, 29(1): 113-116. DOI: 113

陈炳成. 基于FPGA的一种改进型三角超越函数CORDIC实现方式[J]. 电子世界, 2012, 31(20): 148-150. DOI: 148

焦继业, 穆荣, 郝跃, 等. 面向移动图形顶点处理器的高性能低功耗定点特殊函数运算单元[J]. 电子与信息学报, 2011, 33(11): 2764-2770. DOI: 2764

王少军, 张启荣, 彭宇, 等. 超越函数FPGA计算的最佳等距分段线性逼近方法[J]. 仪器仪表学报, 2014, 35(6): 1210-1216. DOI: 1210

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of ultra-low power real-time clock circuits

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Aerial small object detection algorithm based on improved RT-DETR

High gain stability high temperature operational amplifier based on reverse body bias

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰