A Novel Time Synchronization Method for Dynamic Reconfigurable Bus

LI Chao; QIU Ke-ni; ZHANG Wei-gong; ZHANG Shao-nan

Chinese

您当前的位置：

首页 >

文章列表页 >

A Novel Time Synchronization Method for Dynamic Reconfigurable Bus

更新时间：2026-09-04

- A Novel Time Synchronization Method for Dynamic Reconfigurable Bus
- Vol. 33, Issue 7, Pages: 60-63(2016)
- 作者机构：
  
  1. 首都师范大学机构信息工程学院,北京,102248
  2. 高可靠嵌入式系统技术北京市工程研究中心,北京,100048
  3. 北京数学与信息交叉科学2011 协同创新中心,北京,100048
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
李超, 邱柯妮, 张伟功, 张少楠. 一种新型的动态可重构总线时间同步方法[J]. 微电子学与计算机, 2016, 33(7): 60-63, 68.

LI Chao, QIU Ke-ni, ZHANG Wei-gong, et al. A Novel Time Synchronization Method for Dynamic Reconfigurable Bus[J]. 2016, 33(7): 60-63.
李超, 邱柯妮, 张伟功, 张少楠. 一种新型的动态可重构总线时间同步方法[J]. 微电子学与计算机, 2016, 33(7): 60-63, 68. DOI：

LI Chao, QIU Ke-ni, ZHANG Wei-gong, et al. A Novel Time Synchronization Method for Dynamic Reconfigurable Bus[J]. 2016, 33(7): 60-63. DOI：

摘要

动态可重构总线是一种面向嵌入式系统的高速串行总线

为实现总线系统中各主节点的时间同步

解决多主仲裁中对时间精度的要求

设计了一种时间同步方案: 时间主节点通过时间广播包形式向其它节点周期发送自己的时间信息; 时间从节点利用通道检测时的三次握手过程计算出通道传输延迟

对收到的时间码信息进行修正后

各节点根据修正后的广播时间来校对自己的时间

从而达到各节点间的时间同步.经过通道速率为100 Mb/s的实际系统的仿真测量

节点同步时间误差在100 ns左右.

Abstract

Dynamically Reconfigurable high-speed serial bus

UM-BUS is a novel high-speed serial bus for embedded systems. Targeting precious time synchronization among master nodes

this paper proposes a novel time synchronization method to meet the requirements of time precision in UM-BUS. In the proposed method

time is first broadcasted through time broadcast packets. Then

the transmission delay and time deviations via three handshakes during link self-checking and channel detection can be worked out referring to the IEEE 1588 protocol. Finally

each node can calibrate its own time according to the broadcasted time. The proposed method has been proved to meet the requirement of real-time time synchronization. The experimental results show that the synchronous precision can achieve a bias less than 100 ns.

关键词

Keywords

references

Du Rui, Zhang Weigong, Deng Zhe, et al. Parallel CRC algorithm design and implementation of new bus[J]. Computer Engineering and Dedign, 2013, 34(1): 131-135. DOI: 131

Deng Zhe, Zhang Weigong, Zhu Xiaoyan, et al. Design and implementation of data transmission management method for dynamic reconfigurable bus[J]. Computer Engineering, 2013, 39(1): 265-269. DOI: 265

Wang Jiulong. Development state and thought of the satellite synthesized electronic system[J]. Spacecraft Engineering, 2007, 16(5): 68-73. DOI: 68

杨毅. MLVDS标准介绍及德州仪器SN65MLVD200系列[J]. 今日电子, 2003, (29): 53-55. DOI: 53

王铮. IEEE1588时钟同步协议的研究与实现[J]. 计算机网络, 2012, 37(23): 53-55. DOI: 53

崔维嘉, 樊少杰. 新一代的总线结构—PapidIO[J]. 通信技术, 2001, 34(4): 49-50. DOI: 49

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A novel time synchronization method based on dynamic reconfigurable bus

Steganography model guided by attention mechanism and improved dense convolution

Implementation and verification of a dual-chain power gating strategy for low power design

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Aerial small object detection algorithm based on improved RT-DETR

Related Author

WANG Shan

WANG Ying

ZHOU Ji-qin

LIU Yi-xiao

ZHANG Wei-gong

Related Institution

Beijing Key Laboratory of Electronic System Reliability and Prognostic

School of Mathematical Sciences, Capital Normal University

Beijing Advanced Innovation Center for Imaging Theory and Technology

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰