WANG Xiao-lei, WANG Yu-ying, CHEN Hong-mei, et al. Background Timing-Skew Calibration Algorithm for the TIADC Based on Zero-Crossing Detection[J]. 2016, 33(5): 72-75.
WANG Xiao-lei, WANG Yu-ying, CHEN Hong-mei, et al. Background Timing-Skew Calibration Algorithm for the TIADC Based on Zero-Crossing Detection[J]. 2016, 33(5): 72-75.DOI:
Background Timing-Skew Calibration Algorithm for the TIADC Based on Zero-Crossing Detection
for clock mismatch in Time-Interleaved Analog-to-Digital Converter (TIADC) is proposed. The error is achieved by comparing the amount of zero-crossing in channels to control the delay for the purpose of timing skew calibration. The algorithm is verified by an 8 bits 5-channels TI ADC MATLAB model. The simulation result shows that the ENOB rises from 5.16 bits to 7.88 bits
and the SNR rises from 32.8 dB to 49.4 dB at the /=0.461
which means the correctness and effectiveness of the algorithm is validated. The presented calibration in this paper has no restriction on the input signal frequency
and can be extended to arbitrary number of channels.
关键词
Keywords
references
王韩. 6位2GSps时间交织ADC设计[D]. 哈尔滨: 哈尔滨工业大学, 2007
Hegong Wei, Peng Zhang, Datta Sahoo, et al. An 8 Bit 4 GS/s 120 mW CMOS ADC[J]. IEEE Journal of Solid-State Circuits, 2014, 49(8): 1-4. DOI: 1
Black W C, Hodges D A. Time interleaved converter arrays[J]. IEEE Journal of Solid-State Circuits, 1980, 15(6): 1022-1029. DOI: 1022
吴光林. 多通道时间交叉ADC校准技术研究及实现[D]. 南京: 东南大学, 2006.
Jamal S M, Fu D H, Hurst P J, et al. A 10 b 120 Msample/s time-interleaved analog-to-digital converter with digital background calibration[J]. IEEE Journal of Solid-State Circuits, 2002, 37(12): 1618-1627. DOI: 1618
Lee Z M, Wang C Y, Wu T J. A CMOS 15 bit 125 MS/s time-interleaved ADC with digital background calibration[J]. IEEE Journal of Solid-State Circuits, 2007, 42(10): 2149-2160. DOI: 2149