This paper introduces the fundamental contents of the three dimensional processor
describes the design methodology and development of the three dimensional storage system and discusses the development of the future development of three-dimensional processor. Finally
the paper concludes the existing problems in the design of 3D processors and 3D memory.
关键词
Keywords
references
D O Son, H J Choi, H G Jeon, et al. Thermal-aware 3D Multi-core Process-or Design using Core and Level-2 Cache Placement[J]. International Journal of Control and Automation, 2013, 25(6): 25-28. DOI: 25
Puttaswamy K, Loh G H. Implementing caches in a 3D technology for high performance processors[C]//Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005 IEEE International Conference on. South Korea: IEEE, 2005: 525-532.
Kim Y, Song Y H. Analysis of thermal behavior for 3D integration of DRAM[C]// Consumer Electronics (ISCE 2014), The 18th IEEE International Symposium on. Madrid Spain: IEEE, 2014: 1-2.
Azarkhish E, Loi I, Benini L. A high-performance multiported L2 memory IP for scalable three-dimensional integration[C]// 3D Systems Integration Conference (3DIC), 2013 IEEE International. San Francisco, California: IEEE, 2013: 1-8.
Guthmuller E, Miro-Panades I, Greiner A. Architectural exploration of a fine-grained 3D cache for high performance in a manycore context[C]// Very Large Scale Integration (VLSI-SoC), 2013 IFIP/IEEE 21st International Conference on. Istanbul: IEEE, 2013: 302-307.
Hsieh H C, Sun Y F, Yeh J C, et al. 3-D stacked memory system architecture exploration by esl virtual platform and reconfigurable stacking memory architecture in 3D-DSP SoC system[C]// Acoustics, Speech and Signal Processing (ICASSP), 2014 IEEE International Conference on. Italy: IEEE, 2014: 5012-5016.
Xie Y. Future memory and interconnect technologies[C]// Proceedings of the Conference on Design, Automation and Test in Europe EDA Consortium. San Jose: IEEE, 2013: 964-969.
Xie Y. Processor architecture design using 3D integration technology[C]//VLSI Design, 2010. VLSID'10. 23rd International Conference on. India: IEEE, 2010: 446-451.
Lefter M, Voicu G R, Cotofana S D. A shared polyhedral cache for 3D wide-I/O multi-core computing platforms[C]// Circuits and Systems (ISCAS), 2015 IEEE International Symposium on. Portuqal: IEEE, 2015: 425-428.