The Boot Method for the Application Program of TI5416

ZHANG Mei-juan; SHI Qiao-lin; YU Guang-yao; LI Xiao-lei

Chinese

您当前的位置：

首页 >

文章列表页 >

The Boot Method for the Application Program of TI5416

更新时间：2026-09-04

- The Boot Method for the Application Program of TI5416
- Vol. 33, Issue 2, Pages: 69-72(2016)
- 作者机构：
  
  中国电子科技集团公司第58研究所,江苏,无锡,214035
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
张梅娟, 石乔林, 俞光耀, 李晓磊. 一种基于TI5416的应用程序boot方法[J]. 微电子学与计算机, 2016, 33(2): 69-72.

ZHANG Mei-juan, SHI Qiao-lin, YU Guang-yao, et al. The Boot Method for the Application Program of TI5416[J]. 2016, 33(2): 69-72.
张梅娟, 石乔林, 俞光耀, 李晓磊. 一种基于TI5416的应用程序boot方法[J]. 微电子学与计算机, 2016, 33(2): 69-72. DOI：

ZHANG Mei-juan, SHI Qiao-lin, YU Guang-yao, et al. The Boot Method for the Application Program of TI5416[J]. 2016, 33(2): 69-72. DOI：

摘要

利用TI5416处理器可自定义boot程序的功能

灵活的实现了对复杂语音程序的上电自举加载.利用TI5416存储结构特点

设计了地址译码

实现了程序页共享

有效节省了存储空间容量需求.

Abstract

With the user-defined boot function of the TI5416

this paper provides a flexible self-triggered method for the complicated phonetic code. This paper also designs a sufficient method

according to the characteristic of TI5416 storage structure

to achieve the requirement of saving storage space with the use of page-share mode. Most of all

the technique of storage space also can apple into other processors

which is significance in related fields.

关键词

Keywords

references

张雄伟, 曹铁勇. DSP芯片的原理与开发应用[M]. 2版. 北京: 电子工业出版社, 2000.

郑红, 吴冠. TMS320C54x DSP应用系统设计[M]. 北京: 北京航空航天大学出版社, 2002.

刘益成. TMS320C54xDSP应用程序设计与开发[M]. 北京: 北京航空航天大学出版社, 2002.

徐书杰, 刘宏立. TMS320VC5416 DSP并行自举方案的设计与实现[J]. 计算机工程与科学, 2009, 31(8): 153-155. DOI: 153

胡洪波, 梁书剑, 张德兴. TMS320VC5416DSP存储空间配置方法研究[J]. 价值工程, 2011(7): 149-150. DOI: 149

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Implementation and verification of a dual-chain power gating strategy for low power design

Design of ultra-low power real-time clock circuits

Monte carlo analysis of V-layout trench SiC neutron detector

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰