To meet the needs of multi-core processor for interrupt handling
this paper designs and implements an interrupt controller for multi-core processor based on the Open PIC protocol. The structure of the interrupt controller is described by VHDL. As a slave of Advanced Peripheral Bus (APB)
this interrupt controller can dispatch interrupts based on the interrupts destination and priority
the interrupt handling of the processor cores is also considered. With the pipeline of interrupt arbitration
selection and dispatch
this interrupt controller can dispatch interrupts quickly and accurately.
关键词
Keywords
references
Dall C, Nieh J. KVM/ARM: the design and implementation of the linux ARM hypervisor[J]. ACM SIGARCH Computer Architecture News, 2014, 42(1): 333-348. DOI: 333
The open programmable interrupt controller (PIC) register interface specification, revision 1.2[R]. US: Advanced Micro Devices and Cyrix Corporation, 1995.
Embleton S, Sparks S, Zou C C. SMM rootkit: a new breed of OS independent malware[J]. Security and Communication Networks, 2013, 6(12): 1590-1605. DOI: 1590
Tumeo A, Branca M, Camerini L, et al. An interrupt controller for FPGA-based multiprocessors[C]// Proceedings of 2007 International Connference on Embedded Computer Systems: Architectures, Modeling and Simulation(IC-SAMOS 2007). USA, Samos, 2007: 82-87.
Multiprocessor interrupt controller data book, revision 1.2[R]. New York: International Business Machine Corporation, 2011.