With the increasing complexity of IC and the development of the semiconductor manufacturing process
through silicon via(TSV) has become a main interconnect technology for 3D-IC. 3D physical model of single TSV is built to analyze the effect of different physical parameter and changing size on the performance of signal transmission by return loss.The parameter extraction model of TSV is adopted to obtain the parameter of RLC.Furthermore
both the equivalent circuit model and the fault circuit model are established. The value of the crack is determined by the changing terminal voltage of the fault circuit in the frequency range of 10 GHz.At the same time
the curve on judging the value of crack is estimated with the least square method.
BOGATIN E. 信号完整性分析[M]. 李玉山, 李丽平, 译. 北京: 电子工业出版社, 2005: 74-151.
李琰. TSV建模与耗散分析[D]. 西安: 西安电子科技大学, 2014.
费业泰. 误差理论与数据处理[M]. 北京: 机械工业出版社, 2004.
Pak J S, Ryu C, Kim J. Electrical characterization of through silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation[C]//Proceedings of International Conference on Electronic Materials and Packaging. New York, USA: IEEE, 2007: 1-6.
Chen Po-yuan, Wu Cheng-wen, Kwai Ding-ming. On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding[C]//Proceedings of 28th IEEE VLSI Test Symposium. Santa Cruz, USA: IEEE, 2010: 263-268.
HO S W, Yoon S W, Zhou Q E, et al. High RF performance TSV silicon carrier for high frequency application[C]//Proceedings of 58th Electronic Components and Technology Conference. New York, USA: IEEE, 2008: 1946-1952.