A 14-bit 200 MS/s Current-steering D/A Converter

NING Ke-qing; DAI Lan; SUN Hai-yan

Chinese

您当前的位置：

首页 >

文章列表页 >

A 14-bit 200 MS/s Current-steering D/A Converter

更新时间：2026-09-04

- A 14-bit 200 MS/s Current-steering D/A Converter
- Vol. 33, Issue 7, Pages: 79-82(2016)
- 作者机构：
  
  北方工业大学机构微电子系,北京,100144
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
宁可庆, 戴澜, 孙海燕. 14位200 MS/s电流舵式D/A转换器的设计[J]. 微电子学与计算机, 2016, 33(7): 79-82.

NING Ke-qing, DAI Lan, SUN Hai-yan. A 14-bit 200 MS/s Current-steering D/A Converter[J]. 2016, 33(7): 79-82.
宁可庆, 戴澜, 孙海燕. 14位200 MS/s电流舵式D/A转换器的设计[J]. 微电子学与计算机, 2016, 33(7): 79-82. DOI：

NING Ke-qing, DAI Lan, SUN Hai-yan. A 14-bit 200 MS/s Current-steering D/A Converter[J]. 2016, 33(7): 79-82. DOI：

摘要

设计了一款基于SMIC 0.18 μm标准CMOS工艺的14-bit CMOS分段式数模转换芯片.采用5+4+5分段式结构

通过二进制计码和温度计码结合的方法对输入数字量进行译码.通过使用高输出阻抗的共源共栅电流源结构提高了DAC整体性能.采用了Q随机漫步选择方法对电流源和开关阵列进行版图布局

保证了版图的对称性和减少梯度误差的影响.最终在信号频率为0.999 3 MHz

采样频率为200 MHz的情况下

SFDR后仿真结果超过90 dB.

Abstract

A 14-bit current-steering digital to analog converter with segmented structure is designed and fabricated by SMIC 0.18 μm technology in this paper. It adopts 5+4+5 segmented architecture and both binary and thermometer decoder are resulted in this design. Cascode current source construction is adopted to improve its output impedance which is crucial to the performance of the proposed DAC. Q Random Walk switching scheme is applied to ensure the systematic and decrease the graded errors in the layout of current source. With 0.999 3 MHz input signal and 200 MHz sample clock the SFDR of the DAC is over 90 dB.

关键词

Keywords

references

BerLin Steyaert M, Sansen W. Static and dynamic performance limitations for high speed D/A converters[M]. BerLin: Springer, 2004.

杨银堂, 朱樟明, 朱臻, 等. 高速数据转换器[M]. 北京: 科学出版社, 2006.

Bastos J, Marques A M, Steyaert M S J, et al. A 12-bit intrinsic accuracy high-speed CMOS DAC[J]. Solid-State Circuits, IEEE Journal of, 1998, 33(12): 1959-1969. DOI: 1959

Van der Plas G A M, Vandenbussche J, Sansen W, et al. A 14-bit intrinsic accuracy Q 2 random walk CMOS DAC[J]. Solid-State Circuits, IEEE Journal of, 1999, 34(12): 1708-1718. DOI: 1708

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A low-temperature coefficient bandgap reference with high-order compensation structure

Design of a 56 Gb/s PAM-4 optical receiver front-end in 45 nm SOI CMOS

A CMOS low-noise active down-conversion mixer

A low power CMOS current reference with process-insensitive temperature compensation

A 2.4GHz multi-module CMOS RF front-end chip

Related Author

WANG Bin

LI Haisong

YANG Yuxin

LIN Fujiang

ZHANG Wenjia

ZHOU Wanting

LI Lei

LI Ke

Related Institution

Xi'an Microelectronics Technology Institute

School of Microelectronics, University of Science and Technology of China

Institute of Electronic Science and Technology, University of Electronic Science and Technology

College of Communication Engineering, Chengdu University of Information Technology

Institute of Microelectronics of Chinese Academy of Science

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰