Construct Multi-core DSP Software Simulation Platform Based on SystemC

WEI Yi

Chinese

您当前的位置：

首页 >

文章列表页 >

Construct Multi-core DSP Software Simulation Platform Based on SystemC

更新时间：2026-09-04

- Construct Multi-core DSP Software Simulation Platform Based on SystemC
- Vol. 33, Issue 4, Pages: 86-90(2016)
- 作者机构：
  
  中国电子科技集团第五十八研究所SOC研究室,江苏,无锡,214035
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
韦祎. 基于SystemC构建多核DSP软件仿真平台[J]. 微电子学与计算机, 2016, 33(4): 86-90, 96.

WEI Yi. Construct Multi-core DSP Software Simulation Platform Based on SystemC[J]. 2016, 33(4): 86-90.
韦祎. 基于SystemC构建多核DSP软件仿真平台[J]. 微电子学与计算机, 2016, 33(4): 86-90, 96. DOI：

WEI Yi. Construct Multi-core DSP Software Simulation Platform Based on SystemC[J]. 2016, 33(4): 86-90. DOI：

摘要

以一款多核DSP的设计为背景

讨论了利用SystemC构建多核DSP软件仿真平台的设计过程.利用SystemC建立模型

解决了传统的设计方法的设计复杂、开发周期长和不易修改的问题

该软件仿真平台实现了多核DSP的核间通信功能

且可以调试驱动程序、基准测试程序和其他测试程序.通过功能验证

证明利用SystemC模型进行软硬件协同设计有效的提高了开发并行度

缩短了开发周期

为功能验证和程序调试提供了更加方便的平台.

Abstract

This paper takes a multi-core DSP design as the background

discusses the design process of using SystemC to construct software simulation environment of multi-core DSP.Using SystemC model solves the problem of traditional design method.The traditional design method is complex

its development cycle is long and it is not easy to modify

the software simulation platform realized the communication among the multi-core DSP and users can debug driver program

benchmark programs and other test programs.Through the functional test

the paper verifies that using SystemC model for hardware and software design effectively improves the development degree of parallelism

shorten the development cycle

provides a more convenient platform for the functional verification and program debugging.

关键词

Keywords

references

夏宇闻, 甘伟. SystemC入门[M]. 北京: 北京航空航天大学出版社, 2008.

Ma Guire. Issues In the development of an integrated environment for Implementation[J]. Microprocessors and Microsystems, 1999, 23(4): 199-206. DOI: 199

王国富. 浅谈基于SystemC的系统设计[J]. 科技创新与应用, 2014, 24(16): 60-60. DOI: 60

杨光, 冉峰. 单片机汇编器的设计与实现[J]. 微型计算机应用, 2005, 26(2): 231-233. DOI: 231

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Reconfigurable Application Specific Processor Cycle-accurate Modeling

Design of SPARC V8 Based Transaction Level SoC Verification Platform

Cycle-Accurate Configurable FFT Modeling with SystemC

A Generic Embedded Memory Model Using SystemC

Research on Systme-Level Modeling of Reconfigurable Processor Array

Related Author

PAN Hong-bing

LI Li

SHA Jin

YANG Bo

LI Ke-sheng

FAN En-chen

LU Ya-nan

BAO Zhi-zhong

Related Institution

Nanjing University, School of Electronic Science and Engineering

Microelectronics Center, Harbin Institute of Technology

College of Electronics Science and Engineering, Nanjing University, Jiangsu Provincial Key Laboratory of Advanced Photoic and Bectronic Materials

Shanghai Advanced Research Institute

School of Communication and Information Engineering, University of Electronic Science and Technology of China

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰