Research on Linear Feedback Shift Register United Architecture for Parallel and Reconfigurable Processing

ZHENG Cheng-wei; DAI Zi-bin; LI Wei

Chinese

您当前的位置：

首页 >

文章列表页 >

Research on Linear Feedback Shift Register United Architecture for Parallel and Reconfigurable Processing

更新时间：2026-09-04

- Research on Linear Feedback Shift Register United Architecture for Parallel and Reconfigurable Processing
- Vol. 32, Issue 11, Pages: 111-115(2015)
- 作者机构：
  
  解放军信息工程大学,河南,郑州,450002
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2015
- 稿件说明：
移动端阅览
郑诚玮, 戴紫彬, 李伟. 面向可重构并行化处理的线性反馈移位寄存器统一架构研究[J]. 微电子学与计算机, 2015, 32(11): 111-115.

ZHENG Cheng-wei, DAI Zi-bin, LI Wei. Research on Linear Feedback Shift Register United Architecture for Parallel and Reconfigurable Processing[J]. 2015, 32(11): 111-115.
郑诚玮, 戴紫彬, 李伟. 面向可重构并行化处理的线性反馈移位寄存器统一架构研究[J]. 微电子学与计算机, 2015, 32(11): 111-115. DOI：

ZHENG Cheng-wei, DAI Zi-bin, LI Wei. Research on Linear Feedback Shift Register United Architecture for Parallel and Reconfigurable Processing[J]. 2015, 32(11): 111-115. DOI：

摘要

为了解决目前线性反馈移位寄存器实现方式在运算速度、灵活性和安全性三个方面存在的不足

研究了Fibonacci LFSR和Galois LFSR的结构特点

提取出了两者可重构和并行化实现方式的共同点

研究并实现了两者的统一架构.统一架构的可重构实现方式提高了电路的灵活性

并行化处理方式提高了电路的运算速度

灵活可变的结构增加了电路的安全性.和文献6中的设计相比

面积减小了47.4%

电路延迟缩减了11.5%.

Abstract

The parallel and reconfigurable united architecture of LFSR is represented to improve the speed

flexibility and security of communication system and cipher algorithms. It can be reconfigured to Fibonacci LFSRs and Galois LFSRs according to different applications. The random lengths and feedback taps can be achieved to meet the demands of different applications. The parallel updating method has an obvious advantage on speed and efficiency. Furthermore

the flexibility and complexity increases the security of the communication system and cipher algorithms. Compared with design in Ref6

the area decreases 47.4% and the delay time shortens 11.5%.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Implementation and verification of a dual-chain power gating strategy for low power design

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Steganography model guided by attention mechanism and improved dense convolution

Design of ultra-low power real-time clock circuits

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰