To deal with the shortcomings of traditional swarm intelligence algorithm in solving the problem of SoC test multi-objective optimization
a combination of the improved chaotic Tent map and multi-objective genetic algorithm is presented. The model for optimization of both test time and test power is established. The model is solved with the proposed algorithm on the basis of the reasonable partition of TAM bus. The experimental results on the chosen circuits of ITC02 benchmarks show that the proposed algorithm is effective and superior to the traditional ones.
Giri C, Sarkar, Chattopadhyay. A genetic algorithm based heuristic technique for power constrained test scheduling in core- based SoCs[C]//Proc The IFIP International Conference on VLSI-SoC. Atlanta, GA, USA: IEEE, 2007: 320-323.
Cui X L, Xin M S, Hong L, et al. A shuffle frog-leaping algorithm for test scheduling of 2D/3D SoC[C]//Proc The IEEE 11thInternational Conference on Solid-State and Integrated CircuitTechnology. Xian Shanxi : IEEE, 2012: 1-3.