您当前的位置:
首页 >
文章列表页 >
Research on Low-power Micro-System-Chip Design Based on Partial Dynamic Self-Reconfiguration
更新时间:2026-09-04
    • Research on Low-power Micro-System-Chip Design Based on Partial Dynamic Self-Reconfiguration

    • Vol. 32, Issue 11, Pages: 142-146(2015)
    • Published:2015

    移动端阅览

  • LU Zhen-lin, ZHAO Yuan-fu, JIAO Ye, et al. Research on Low-power Micro-System-Chip Design Based on Partial Dynamic Self-Reconfiguration[J]. 2015, 32(11): 142-146. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

9

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Design of wide-band continuous-time sigma-delta modulator based on matlab
Design of Active RFID Low-power Tag Based on DFM
A Universal High-Speed、 Low-Power Dynamic Slew-Rate Enhancement Circuit for Large Capacitancer
Lightweight countermeasures against Spectre attacks on the branch prediction unit
Monte carlo analysis of V-layout trench SiC neutron detector

Related Author

WANG Meng-hao
HOU Xun-ping
LU Tie-jun
HU Xiang
LIU Dan
LI Jian-hong
YE Xiang
YE Zhen-hua

Related Institution

Beijing Microelectronics Technology Institute
Research Institute Electronic Science and Technology, University of Electronic Science and Technology of China
Institute of Electronics, Chinese Academy of Sciences
Graduate University of Chinese Academy of Sciences
0