您当前的位置:
首页 >
文章列表页 >
The Design of Reconfigurable Cache Scheme in Multi-core Processor
更新时间:2026-09-04
    • The Design of Reconfigurable Cache Scheme in Multi-core Processor

    • Vol. 33, Issue 12, Pages: 1-5(2016)
    • Published:2016

    移动端阅览

  • XIE Jing, ZHANG Yu, WANG Qin, et al. The Design of Reconfigurable Cache Scheme in Multi-core Processor[J]. 2016, 33(12): 1-5. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

6

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

An intra-prediction dynamic reconfigurable implementation of early termination unit partitioning
Algorithm of Bubble Replacement in Multi-Core Shared Caches
Research on the design of blockchain-based AI-generated content traceability framework
Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture
Steganography model guided by attention mechanism and improved dense convolution

Related Author

HE Fei-long
JIANG Lin
LIU Xin-chuang
SHAN Rui
WANG Yu
WU Hao-yue
LIN Xiao-min
GUI Ting

Related Institution

College of Computer Science, Xi′an University of Posts and Telecommunications, Xi′an
Laboratory of Integrated circuit, Xi′an University of Science and Technology, Xi′an
College of Electronic Engineering, Xi′an University of Posts and Telecommunications, Xi′an
1 College of Computer Science, Zhejiang University of Technology
2 Zhijing College of Zhejiang University of Technology
0