the paper proposed a design solution of reconfigurable cache for multi-core processor.The work included the design of reconfigurable cache structure and its operation scheme
as well as a reconfiguration context word generation method
named as Dynamic Cache Associativity Configuration(DCAC)method.The experiments verified that with 4.07% overhead in hardware cost
the design solution won a 16.13% reduction of miss penalty in average for the core nearby caches with dynamic cache associativity reconfiguration method.
关键词
Keywords
references
Avakian A, Nafziger J, Panda A, et al. A reconfigurable architecture for multicore systems[C]//Parallel % amp; amp; Distributed Processing, Workshops and Phd Forum(IPDPSW), 2010IEEE International Symposium on. USA: Atlanta, IEEE, 2010: 1-8.
Zhang C, Vahid F, Najjar W. A highly configurable Cache architecture for embedded systems[C]//Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on. USA, San Diegeo, IEEE, 2003: 136-146.
Manakkadu S, Dutta S. Bandwidth based performance optimization of Multi-threaded applications[C]//Parallel Architectures, Algorithms and Programming(PAAP), 2014 Sixth International Symposium on. China, Beijing, IEEE, 2014: 118-122.
Gordon-Ross A, Vahid F, Dutt N D. Fast configurable-Cache tuning with a unified second-level Cache[J]. Very Large Scale Integration(VLSI)Systems, IEEE Transactions on, 2009, 17(1): 80-91. DOI: 80
Modarressi M, Hessabi S, Goudarzi M. A reconfigurable Cache architecture for object-oriented embedded systems[C]//Electrical and Computer Engineering, CCECE'06. Canadian, IEEE, 2006: 959-962.