您当前的位置:
首页 >
文章列表页 >
SEU-Tolerant Design for Digital Sun Sensor SoC
更新时间:2026-09-04
    • SEU-Tolerant Design for Digital Sun Sensor SoC

    • Vol. 34, Issue 1, Pages: 1-5(2017)
    • Published:2017

    移动端阅览

  • ZHAO Chang-bing, FU Fang-fa, XIAO Li-yi. SEU-Tolerant Design for Digital Sun Sensor SoC[J]. 2017, 34(1): 1-5. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

28

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

SEU Fault Injection System Design of SRAM-Based FPGA
Design of a shared-memory-based spaceborne data switching architecture
The linear leastsquares positioning algorithm based on FPGA
Algorithm optimization and hardware acceleration for YOLO post processing
Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

Related Author

DENG Xian-kun
LI Jia-qiang
WANG Runze
TANG Lei
KUANG Nailiang
LIANG Yong
FENG Zhouwu
CUI Mohan

Related Institution

Xi'an Microelectronics Technology Institute
School of Electronics and Communication Engineering, East China Normal University
School of Microelectronics, University of Science and Technology of China
Xi'an Institute of Microelectronics Technology
School of Physics and Electronic Engineering, Shanxi University
0