您当前的位置:
首页 >
文章列表页 >
Design and Verification of High-performance LDPC Encoder IP Core
更新时间:2026-09-04
    • Design and Verification of High-performance LDPC Encoder IP Core

    • Vol. 34, Issue 4, Pages: 8-12(2017)
    • Published:2017

    移动端阅览

  • LIU Yan-huan, CUI Wen-peng, ZHANG Yi-shan, et al. Design and Verification of High-performance LDPC Encoder IP Core[J]. 2017, 34(4): 8-12. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

29

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Low latency and low complexity QC-LDPC encoding technology
Development of IP core automatic evaluation platform based on VIP model
A Study of LDPC Codes Layered Decoding Algorithm on Power Line Communications
High-Efficient, Multi-rate LDPC Decoder Design
High gain stability high temperature operational amplifier based on reverse body bias

Related Author

ZHONG Ji
GUO Peng
SHI Peng
CUI Zihao
LIU Qihao
ZENG Zhaogui
MA Lin
CHI Cheng

Related Institution

Shandong Yunhai Guochuang Innovative Technology Co., Ltd., Ji'nan
Shandong Sinochip Semiconductors Co., Ltd., Ji'nan
Microelectronics Center of Harbin Institute of Technology
1 College of Computer and Communication Engineering,China University of Petroleum
2 China Mobile Group’s Hebei Co.,Ltd.Xingtai Branch
0