A semi-parallel LDPC encoder architecture was proposed for Error correction coding used in a solid state hard drive (SSD) which is the representative of large capacity and high throughput memory based on the mathematical characteristics of excellent LDPC codes. Then SIMD instruction scheduling control flow approach was applied to achieve the RU coding algorithm; LDPC encoder whose parameters such as bit rate and code length were dynamically configurable was designed. The correctness of the encoder was verified through Xilinx FPGA platform and co-simulation of Matlab and ModelSim; Tests showed that configuration time was less than 7 us and the encoder achieved a throughput of 4.82 Gb/s using fewer resources compared with other encoders when the operating frequency is 100 MHZ.
关键词
Keywords
references
Sun X R, Zeng Z, Yang Z. A novel low complexity LDPC encoder based on optimized RU algorithm with backtracking[C]//Multimedia Technology (I, CMT), 2010 International Conference on. Ningbo, China, IEEE, 2010: 1-4.
Richardson T J, Urbanke R L. Efficient encoding of low-density parity-check codes[J]. Information Theory, IEEE Transactions on, 2001, 47(2): 638-656. DOI: 638
Lee D U, Luk W, Wang C, et al. A flexible hardware encoder for low-density parity-check codes[C]//12th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004. USA, Napa, 2004: 20-23.
Kopparthi S, Gruenbacher D M. Implementation of a flexible encoder for structured low-density parity-check codes[C]//Communications, Computers and Signal Processing, IEEE Pacific Rim Conference. Victoria, Canada, 2007: 438-441.
Yoo H, Lee Y, Park I C. 7.3 Gb/s universal BCH encoder and decoder for SSD controllers[C]//Design Automation Conference (ASP-DAC), 2014. Asia and South Pacific, IEEE, 2014: 37-38.