The low power and small area of the multiplier is widely in the electrical energy acquisition
A High quality of 16×16 multiplier with Carry Save Array is designed. The modified Booth-4 algorithm is adopted to generate partial product and the design of modified CSA is introduced to compress the partial product
eliminating the propagate adder at the final stage of the conventional multipliers. Due to removal of a few transistors in the array architecture
the proposed multiplier with Carry Save Array reduces the power dissipation and the area. In the design
At the voltage of 2.0 V
the H-spice is used to carry out the results for 0.6m SMIC technology which reveals the proposed design has a measured power dissipation of 8.98 mW and that multiplication time of multiplier is 8.76ns at a frequency of 150 MHz.
关键词
Keywords
references
Cilardo A, De Caro D, Petra N, et al. High speed speculative multipliers based on speculative carry-save tree[J]. Circuits % Systems I Regular Papers IEEE Transactions on, 2014, 61(12): 3426-3435. DOI: 3426
Ku T, Agrawal S, Giomi J C. Methods and apparatus for data path cluster optimization: US, 8935651[P]. 2015-01-13.
Kalaiselvi K, Mangalam H. Area efficient high speed and low power MAC unit[J]. International Journal of Computer Applications, 2013, 67(23): 40-44. DOI: 40
Seo Y H, Kim D W. A new VLSI architecture of parallel multiplier-accumulator based on radix-2 modified Boothalgorithm[J]. IEEE Transactions on Very Large Scale Integration Systems (VLSI), 2010, 18(2): 201-208. DOI: 201