Three-dimensional FPGA Architecture Embedded with IP Cores

TANG Qiang; LIN Yu; LIU Yang; YANG Hai-gang

Chinese

您当前的位置：

首页 >

文章列表页 >

Three-dimensional FPGA Architecture Embedded with IP Cores

更新时间：2026-09-04

- Three-dimensional FPGA Architecture Embedded with IP Cores
- Vol. 33, Issue 11, Pages: 30-34(2016)
- 作者机构：
  
  1. 中国科学院机构电子学研究所,北京,100190
  2. 中国科学院大学机构,北京,101408
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
唐强, 林郁, 刘洋, 杨海钢. 引入IP核的三维FPGA结构研究[J]. 微电子学与计算机, 2016, 33(11): 30-34.

TANG Qiang, LIN Yu, LIU Yang, et al. Three-dimensional FPGA Architecture Embedded with IP Cores[J]. 2016, 33(11): 30-34.
唐强, 林郁, 刘洋, 杨海钢. 引入IP核的三维FPGA结构研究[J]. 微电子学与计算机, 2016, 33(11): 30-34. DOI：

TANG Qiang, LIN Yu, LIU Yang, et al. Three-dimensional FPGA Architecture Embedded with IP Cores[J]. 2016, 33(11): 30-34. DOI：

摘要

为研究IP核的引入对三维FPGA芯片性能的影响

提出引入IP核同质和粗粒度异质两种三维FPGA结构.首先

利用二维FPGA CAD开源软件构建基于IP核和三维开关盒的三维FPGA CAD工具.然后

利用该工具从定性和定量的角度对不同堆叠层数引入IP核的同质三维FPGA结构进行性能分析.实验发现

随着堆叠层数的增加

关键路径延迟逐渐减小; 芯片总面积逐渐增加

单层芯片面积逐渐减小.与引入IP核的同质三维FPGA结构相比

粗粒度异质三维FPGA结构的关键路径延迟更小

表明该结构在减小延时方面的有效性.

Abstract

In order to fathom the effect on three-dimensional FPGA performance after IP cores are integrated

two FPGA structures are introduced in this paper: homogeneous 3D FPGAs with IP cores and coarse-grained heterogeneous ones.In the first place

we developed a new FPGA CAD tool

which is an upgrade version of a 2D FPGA CAD tool

to support FPGAs based on IP cores and 3D switch boxes

then use it to analyze the homogeneous 3D FPGA performance in different layers in terms of quality and quantity. Experiments reveal the fact that with the number of chip layer increases

total chip area will rise

in the other hand

critical path delay and chip area per layer fall accordingly. Compared to the homogeneous 3D structured FPGAs (with IP cores)

coarse-grained heterogeneous ones have better critical path delay

which proves such structure has the effectiveness on reducing critical path delay.

关键词

Keywords

references

Gayasen A, Narayanan V, Kandemir, et al. Designing a 3-D FPGA: switch box architecture and thermal issues[J]. Very Large Scale Integration(VLSI) Systems, 2008, 16(7): 882-893. DOI: 882

Marquardt A, Betz V, Rose J. Timing-driven placement for FPGAs[C]//Proceedings of 2000 ACM/SIGDA eight international symposium on Field Programmable gate arrays. Monterey, CA, USA: ACM, 2000: 203-213.

Kuon I, Tessier R, Rose J. FPGA architecture: survey and challenges[J]. Foundations and Trends in Electronic Design Automation, 2008, 2(2): 135-253. DOI: 135

Ababei C, Mogal H, Bazargan K. Three-dimensional place and route for FPGAs[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(6): 1132-140. DOI: 1132

Turkyilmaz Ogun, Cibrario Gérald, Rozeau Olivier, et al. 3D FPGA using high-density interconnect monolithic integration[C]//Design, Automation and Test in Europe Conference and Exhibition (DATE). Dresden: IEEE, 2014: 1-4.

Siozios K, Sotiriadis K, Pavlidis V F, et al. A software-supported methodology for designing high-performance 3D FPGA architectures[C]//IFIP International Conference on Very Large Scale Integration. Atlanta, GA, USA: IEEE, 2007: 54-59.

Rose J, Luu J, Yu C W, et al. The VTR project: architecture and CAD for FPGAs from verilog to routing[C]//Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays. California: ACM, 2012: 77-86.

王凤娟. 基于硅通孔(TSV)的三维集成电路(3D IC)关键特性分析[D]. 西安: 西安电子科技大学, 2014.

Xiaoxia Wu, Wei Zhao, Mark Nakamoto, et al. Electrical characterization for intertier connections and timing analysis for 3-D ICs[J]. IEEE Trans on Very Large Scale Integration(VLSI) Syetems, 2012, 20(1): 186-191. DOI: 186

张峰, 李艳, 陈亮. FPGA结构设计方法及EDA工具[J]. 微电子学与计算机, 2013, 30(5): 14-18. DOI: 14

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Steganography model guided by attention mechanism and improved dense convolution

A high-efficiency charge pump for ultra-low voltage boost systems

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Microservices anomaly detection based on the correlation of monitoring metrics

Implementation and verification of a dual-chain power gating strategy for low power design

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰