a 10 bit 100MS/s DAC IP core was designed. A 6+4 segmented current-steering architecture was employed in the DAC IP core
and the full-scale output current was 20 mA with 1.1 V/2.5 V dual power supplies. For the DAC IP core
the prototype design of circuit and layout was completed
and the physical model and timing model were obtained to form the data deliveries. The simulation analysis of the DAC IP core was carried out
and the test results after tape-out were presented.
关键词
Keywords
references
Yu Chuehao, Chen Wenhui, Li Dayuei, et al. A 1V 10-Bit 400MS/s current-steering D/A converter in 90-nm CMOS[C]//2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT). Hsinchu, 2007: 1-4.
Geert A M, Van der Plas, Jan Vandenbussche, Willy Sansen, et al. A 14-bit intrinsic accuracy Q2 random walk CMOS DAC[J]. IEEE Journal of Solid-State Circuits, 1999, 34(12): 1708-1718. DOI: 1708
Yannan Ren, Fule Li, Chun Zhang, et al. A 400MS/s 10-bit current-steering D/A converter[C]//Communications, Circuits and Systems (ICCCAS), 2009 International Conference on. Milpitas, CA, 2009: 533-536.
Zhong Shupeng, Tan Nick. A 12 bit 150 M Sample/s current-steering DAC[C]//Circuits and Systems(APCCAS), 2008 IEEE Asia Pacific Conference on. Macao, 2008: 145-148.
Jurgen Deveugele, Geert Van der Plas, Michiel Steyaert, et al. A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC[J]. IEEE Transactions on Circuits and Systems-Ⅰ: Regular Papers, 2004, 51(1): 191-195. DOI: 191
Luo Min, Yu Mingyan, Li Gen. An 11-Bit high-speed current steering DAC[C]//Consumer Electronics, Communications and Networks (CECNet), 2012 2nd International Conference on. China, Yichang, 2012: 1622-1625.
Cong Yonghua, Randall L Geiger. Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays[J]. IEEE Transactions on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing, 2000, 47(7): 585-595. DOI: 585