Reducing the supply voltage to the near threshold region is one method to reduce the power consumption. However
operating in this region the performance of 6T-SRAM is very poor
and more sensitive to the process variation. In this paper
we introduce a novel 8T-SRAM
when compared to the standard 6T-SRAM
they have the equal static power consumption
and its read noise margin has doubled. So this 8T-SRAM not only has low power consumption
but also has high stability. Further
the impact of process variation on the read noise margin has been analysed
when compared to 6T-SRAM
8T-SRAM is not sensitive to process variation.
关键词
Keywords
references
Reddy G K, Jainwal K, Singh J, et al. Process variation tolerant 9T SRAM bitcell design[C]//Quality Electronic Design (ISQED), 2012 13th International Symposium on. USA, Santa Clara, IEEE, 2012: 493-497.
Madiwalar B, Kariyappa B S. Single bit-line 7T SRAM cell for low power and high SNM[C]//Automation, Computing, Communication, Control and Compressed Sensing (iMac4s), 2013 International Multi-Conference on. India, Kerala, IEEE, 2013: 223-228.
Lim W, Chin H C, Lim C S, et al. Performance evaluation of 14 nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis[J]. Journal of Nanomaterials, 2014: ID: 802736. DOI: 802736
Seevinck E, List F J, Lohstroh J. Static-noise margin analysis of MOS SRAM cells[J]. Solid-State Circuits, IEEE Journal of, 1987, 22(5): 748-754. DOI: 748
Kou L, Robinson W H. Impact of process variations on reliability and performance of 32-nm 6T SRAM at near threshold voltage[C]//VLSI (ISVLSI), 2014 IEEE Computer Society Annual Symposium on. France, Montpellier, IEEE, 2014: 214-219.
Hsieh C Y, Fan M L, Hu V P H, et al. Independently-controlled-gate FinFET Schmitt trigger sub-threshold SRAMs[J]. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 2012, 20(7): 1201-1210. DOI: 1201