we propose a hardware Trojan detection method based on nodes activity state
in view of the low activity nodes of original circuit generate test vectors
Combined with the method of multi-parameter side channel signals to detect Hardware Trojan. The proposed method is verified by simulation and FPGA experiment carried on AES original circuit which is implanted with hardware trojan. The results show that compared with random test vector
the proposed method can improve the transition probability of the trojans of nodes an order of magnitude and increase the sensitivity of the Hardware Trojan detection by 6.75%(simulation)
77.4%(FPGA)
detecte the Hardware Trojan whose equivalent area is as small as 10 of the total size of the circuit.
关键词
Keywords
references
Wang X, Tehranipoor M, Plusquellic J. Detecting malicious inclusions in secure hardware: Challenges and solutions[C]// Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on. USA, Anaheim, IEEE, 2008: 15-19.
Jha S, Jha S K, Randomization based probabilistic approach to detect trojan circuits[C]// High Assurance Symposium, 2008. China, Nanjing, IEEE, 2008: 117-124.
Jin, Yier, Yiorgos Makris. Hardware Trojan detection using path delay fingerprint[C]// Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on. USA, Anaheim, IEEE, 2008.
Du D, Narasimhan S, Chakraborty R S, et al. Self-referencing: a scalable side-channel approach for hardware Trojan detection[C]// Proceedings of the 12th international conference on Cryptographic hardware and embedded systems. Santa Barbara, Springer-Verlage, 2010: 173-187.