Dessouky M, Kaiser A. A 1V1mW digital-audio ΔΣ modulator with 88dB dynamic range using local switch bootstrapping[C]//2000IEEE Custom Integrated Circuits Conference. San Jose, 2000: 13-16.

London Yves Geerts, Michiel Steyaert, Willy Sansen. Design of Multi-Bit Delta-Sigma A/D Converters[M]. London: Kluwer Academic Publishers, 2002: 19-25. DOI: 19

Lim J. A low-power sigma-delta modulator for wireless communication receivers using adaptive biasing circuitry and cascaded comparator scheme[C]//Analog Integrated Circuits and Signal Processing. Berlin, Springer, 2006: 359-365.

Miller T M R. A multibit sigma-delta ADC for multimode receivers[C]//IEEE J. of Solid-State Circuits. San Franceise, 2003: 475-482.

Gaggl R, Inversi M, Wiesbauer A. A power optimized14-bit SC ΔΣ modulator for ADSL CO applications[C]//IEEE International Solid-State Circuits Conference, San Francisco, 2004: 82-83.

Malla P, Lakdawala H, Kornegay K. A 28mW SpectrumSensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT ΔΣ ADC for 802.11n/WiMax Receivers[C]//IEEE International Solid-State Circuits Conference. San Francisco, 2008.

Yin G, Eynde F, Sansen W. A high-speed CMOS comparator with 8-b resolution[J]. IEEE Journal of SolidState Circuits, 1992, 27(2): 208-211. DOI: 208

London Yves Geerts, Michiel Steyaert, Willy Sansen. Design of multi-bit delta-sigma A/D converters[M]. London: Kluwer Academic Publishers, 2002: 143-149. DOI: 143

Fujimoto Y, Kanazawa Y, Lore P, et al. An 80/100MS/s 76.3/70.1dB SNDR ΔΣ ADC for digital TV receivers[C]//IEEE International Solid-State Circuits Conference. San Francisco, 2006: 76-77.

Christen T. A 0.13μm CMOS EDGE/UMTS/WLAN Tri-ModeΣΔADC with-92dB THD[C]//Proc. ISSCC 2007. San Francise, 2007: 240-241.

Yi K, Soheil R, Jan C, et al. A systematic design methodology for power-optimal design of high-order multi-bit continuous-time Delta-Sigma modulators[C]//Springer Analog Integrated Circuits and Signal Processing. Berlin, Springer, 2008.