This paper presents a novel architecture to achieve a 10 bit pipeline ADC based on SAR technique which is used in a CMOS image sensor. A theoretical analysis is proposed to determine the high resolution MDAC and the suitable value of unit capacitor. The high-resolution first stage
the half-gain MDAC and the dynamic comparator are adopted to improve the linearity and to reduce the power. To satisfy the strict area requirement of CMOS image sensor
the layout is carefully designed. This pipelined SAR ADC is designed and fabricated in SMIC 180 nm CMOS technology. Simulation results show the ADC achieves 60.37 dB signal to noise distortion ratio (SNDR) and 76.37 dB spurious free dynamic range(SFDR). The effective number of bits (ENOB) achieves 9.74 bit. The core area is 140 m×280 m
about 0.04 mm. The power dissipation is 9.8 mW in typical case under 2.8 V supply.
关键词
Keywords
references
Xue F, Wei X, Hu Y, et al. Design of a 10-bit 50MSPS pipeline ADC for CMOS image sensor[C]// Industrial Electronics and Applications (ICIEA), 2014 IEEE 9th Conference on. [s. l. ]: IEEE, 2014: 891-895.
Lee B G, Min B M, Manganaro G, et al. A 14b 100MS/s pipelined ADC with a merged active S/H and first MDAC[C]//Solid-State Circuits Conference, Digest of Technical Papers IEEE International. Boston: IEEE, 2012: 248-611.
李臻. CMOS图像传感器中的10位Pipelined SAR ADC研究与设计[D]. 北京: 清华大学, 2016.
Wang Q, Zhou L, Peng Z, et al. A 12-b 100MS/s low-power successive approximation register ADC in 65 nm COMS[C]// Electron Devices and Solid-State Circuits (EDSSC), 2014 IEEE International Conference on. BerLin: IEEE, 2004: 1-2.
Chan C H, Zhu Y, Chio U, et al. A reconfigurable low-noise dynamic comparator with offset calibration in 90 nm CMOS[C]// Solid State Circuits Conference (A-SSCC), 2011 IEEE Asian. IEEE, 2011: 233-236.
Yang W, Kelly D, Mehr I, et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input[J]. Solid-State Circuits, IEEE Journal of, 2010, 36(12): 1931-1936. DOI: 1931
Lee C C, Flynn M P. A SAR-assisted two-stage pipeline ADC[J]. Solid-State Circuits, IEEE Journal of, 2011, 46(4): 859-869. DOI: 859