A kind of speech endpoint detection ASIC circuit is designed
which is based on double threshold detection algorithm of short-term magnitude and zero-crossing rate.We can greatly save the cost of hardware resourcesby usingdynamic frame partition technology based on asynchronous FIFO and CSD coding technology.We have completed the verification using the collected speech signal in Modelsim and FPGA platform respectively. The results show that this algorithm has the advantages of simple hardware implementation
low resource consumption and high detection accuracy.
关键词
Keywords
references
Sait S M, Farooqui A A. A novel technique for fast multiplication[C]//Conference Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix Conference on Computers and Comunications. Washington DC, USA: IEEE, 1995: 109-114.
Hashemian R. A new method for conversion of 2'S complement to canonic signed digit number system and its representation[C]//Conference Record of the Thirtieth Asilomar Conference onSignals, Systems and Computer. [s. l. ]: IEEE, 1996.904-907.
Boston Rabiner L R, Juang B H. Fudamentals of Speech recognition[M]. Boston: Prentice Hall, 1993.
Verteletskaya E, Sakhnov K. Voice activity detection for speech enhancement applications[J]. Acta Polytechnica, 2010, 26(11): 100-105. DOI: 100
Jung J, Jin S, Kim D, et al. A voice activity detection system based on fpga[C]// Control Automation and Systems (ICCAS), 2010 International Conference on. BerLin: IEEE, 2010: 2304-2308.
Noguchi H, Takagi T, Yoshimoto M, et al. An ultralow-power VAD hardware implementation for intelligent ubiquitous sensor networks[J]. IEEE Workshop on Signal Processing Systems (SiPS), 2009, 26(11): 214-219. DOI: 214