Graphics Processor in the Design and Implementation of a Dual Vertex Shader

Chinese

您当前的位置：

首页 >

文章列表页 >

Graphics Processor in the Design and Implementation of a Dual Vertex Shader

更新时间：2026-09-04

- Graphics Processor in the Design and Implementation of a Dual Vertex Shader
- Vol. 34, Issue 2, Pages: 77-82(2017)
- 作者机构：
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2017
- 稿件说明：
移动端阅览
图形处理器中双核顶点染色器的设计与实现[J]. 微电子学与计算机, 2017, 34(2): 77-82.

Graphics Processor in the Design and Implementation of a Dual Vertex Shader[J]. 2017, 34(2): 77-82.
图形处理器中双核顶点染色器的设计与实现[J]. 微电子学与计算机, 2017, 34(2): 77-82. DOI：

Graphics Processor in the Design and Implementation of a Dual Vertex Shader[J]. 2017, 34(2): 77-82. DOI：

摘要

为了提高图形处理器(graphic processing unit

GPU)中顶点染色器的工作效率

设计了一款改进的可编程双核顶点染色器.它可以同时对来自命令处理器的两条命令进行解析

然后交由PE双核进行处理

这样既可以提高处理器的资源利用率又可以加强处理器的并行执行能力.采用基于FPGA的验证方式

整个双核顶点染色器占用Xilinx V6系列550T型号FPGA芯片硬件资源的7%

最大工作频率能够达到155.411 MHz.

Abstract

In order to improve the graphics processing unit (graphic processing unit

GPU) vertex shader in the efficiency of work designed a dual-core improved programmable vertex shader. It could also resolve two commands from the command processor and then referred to PE dual-core processing

this way you can improve processor utilization can strengthen the parallel processor implementation capacity. Using FPGA-based authentication methods

the entire vertex shader use 7% Xilinx V6 series 550T FPGA chip hardware resources

the maximum operating frequency can reach 155.411 MHz.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A review of large model development: technological evolution from BERT to Deepseek

Aerial small object detection algorithm based on improved RT-DETR

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

A feature-oriented context understanding and slice analysis network for tuberculosis detection

A high-efficiency charge pump for ultra-low voltage boost systems

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰