Design and Implementation of the Pixel Cache in "Firefly 2nd GPU"

YANG Zheng; HAN Jun-gang; LIU Huan; LI Mao-liang

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and Implementation of the Pixel Cache in "Firefly 2nd GPU"

更新时间：2026-09-04

- Design and Implementation of the Pixel Cache in "Firefly 2nd GPU"
- Vol. 34, Issue 4, Pages: 98-101(2017)
- 作者机构：
  
  1. 西安邮电大学计算机学院,陕西,西安,710121
  2. 西安邮电大学机构电子工程学院,陕西,西安,710121
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2017
- 稿件说明：
移动端阅览
杨铮, 韩俊刚, 刘欢, 李卯良. “萤火虫2号GPU”中像素cache的设计与实现[J]. 微电子学与计算机, 2017, 34(4): 98-101, 105.

YANG Zheng, HAN Jun-gang, LIU Huan, et al. Design and Implementation of the Pixel Cache in "Firefly 2nd GPU"[J]. 2017, 34(4): 98-101.
杨铮, 韩俊刚, 刘欢, 李卯良. “萤火虫2号GPU”中像素cache的设计与实现[J]. 微电子学与计算机, 2017, 34(4): 98-101, 105. DOI：

YANG Zheng, HAN Jun-gang, LIU Huan, et al. Design and Implementation of the Pixel Cache in "Firefly 2nd GPU"[J]. 2017, 34(4): 98-101. DOI：

摘要

为了提高"萤火虫2号GPU"中的指令和数据的传输速度

设计了一款连接段操作FOP模块、2D图像加速器与帧缓冲区之间的像素cache.它采用了最近最少使用(LRU)的替换算法和二路组相连的映射方式

成功地接收来自段操作和2D图像加速器发送的指令、数据以及地址

并且作为高速缓存将数据传递给存储管理器(MMU).

Abstract

In order to improve the speed of instructions and data transfer in "firefly 2nd GPU"

we designed a pixel cache connect the FOP

2D graphics accelerator and frame buffers. It uses the LRU algorithm and two ways group connected mapping mode

successfully received from FOP and 2D graphics accelerator sends instructions

datas

and address

as well as send them to Storage Manager (MMU).

关键词

Keywords

references

肖灵芝. GPU存储管理系统的设计与实现[D]. 西安: 西安邮电大学, 2013.

胡伟武. 计算机体系结构[M]. 北京: 清华大学出版社, 2011.

韩俊刚, 姚静, 李涛, 等. 多态并行机上的3D图像渲染[J]. 西安邮电大学学报, 2015, 20(2): 1-6. DOI: 1

Daniel Hillis W. New computer architectures and their relationship to physics or why computer science is no good[J]. International Journal of Theoretical Physics, 1982, 21(3): 255-262. DOI: 255

杜慧敏, 王涌钢, 李涛. 集成萤火虫2号GPU的片上系统设计和实现[J]. 西安邮电大学学报, 2015, 20(3): 39-43. DOI: 39

李涛, 杨婷, 易学渊, 等. 萤火虫2: 一种多态并行机的硬件体系结构[J]. 计算机工程与科学, 2014, 36(2): 191-200. DOI: 191

Shen Xubang. Evolution of MPP SoC architecture techniques[J]. Science in China(Series F: Information Sciences), 2008, 56(6): 756-764. DOI: 756

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Realization of Image Zooming in GPU Based on Bilinear Interpolation

Algorithm of Bubble Replacement in Multi-Core Shared Caches

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Design of ultra-low power real-time clock circuits

A review of large model development: technological evolution from BERT to Deepseek

Related Author

WANG Ping

QUAN Ji-cheng

ZHAO Bo-yu

LIN Xiao-min

GUI Ting

QIAO Fu-ming

HU Tong-sen

Related Institution

Aerospace Intelligence Department, The Aeronautical University of The China People Liberation Airforce

1 College of Computer Science, Zhejiang University of Technology

2 Zhijing College of Zhejiang University of Technology

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰