This paper proposes a unique algorithm to control the parallel NCO overflow mechanism
which is applied to the digital parallel resampling module in the high-rate broadband system. It can issue the accurate interpolation position and overflow enable in a parallel NCO of the digital resampling module from a simple rule: Judge from sign. Consequently
a parallel digital resampling module based on algorithm above is implemented on the typical construct of interpolation filter. Simulation results show that the parallel NCO control algorithm executes a fine interpolation performance
and a hardware application on a general logic platform shows its high portability and flexibility.
Meyer-Baese U. Digital signal processing with field programmable gate arrays[J]. Signals % Communication Technology, 2004, 32(5): 1037 - 1041. DOI: 1037
Farrow C W. A continuously variable digital delay element[C]//IEEE International Symposium on Circuits and Systems. IEEE, 1988: 2641-2645.
Gardner F M. Interpolation in digital modems. I. Fundamentals[J]. IEEE Transactions on Communications, 1993, 41(3): 501-507. DOI: 501
Erup L, Gardner F M, Harris R. Interpolation in digital modems. Ⅱ. Implementation and performance[J]. Communications IEEE Transactions on, 1993, 41(6): 998-1008. DOI: 998
Long J P, Torres J A. High throughput Farrow re-samplers utilizing reduced complexity FIR filters[C]// Military Communications Conference, MILCOM 2012. Orlando: IEEE, 2012: 1-6.
Alonso A, Sevillano J F, Velez I. Parallel implementation of a sample rate conversion and pulse-shaping filter for high speed backhauling networks[C]// Design of Circuits and Integrated Circuits (DCIS). Spain: IEEE, 2014: 1-6.
Harris F. Performance and design of Farrow filter used for arbitrary resampling[C]// Int Conf on Digital Signal Processing. IEEE, 1997: 595-599.