This paper presents the improvement of the OPAMP sharing configuration for the pipelined analog to digital converter (ADC)
and designs an 11-bit and 100 MS/s sampling-rate pipeline ADC for a UHF RFID system. The sample and hold circuit shares the same OPAMP with the first-stage residual gain amplifier circuit
so that current efficiency of OPAMP is improved and power consumption is saved. The OPAMP adopts gain-boost telescope structure with two pairs input and one pair output. By using symmetrical bootstrapped switch
the charge injection mismatch is reduced
when large current flows into virtual ground. The pipeline ADC achieves an ENOB of 10.6 bits
an SFDR of 71.2 dB
an SNDR of 65.5 dB and power consumption of 52 mW at the Nyquist sampling input frequency.
关键词
Keywords
references
Khannur P, Chen X, Yan D, et al. A universal UHF RFID reader IC in 0.18-μm CMOS technology[J]. IEEE J Sol Sta Circ, 2008, 43(5): 114-1155. DOI: 114
Li J, Zeng X, Xie L, et al. A 1.8-V 22-mW 10-bit 30-MS/s pipelined CMOS ADC for low-power subsampling applications[J]. IEEE J Sol Sta Circ, 2008, 43(2): 321-329. DOI: 321
Min B, Kim P, Bowman F, et al. A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC[J]. IEEE J Sol Sta Circ, 2003, 38(12): 2031-2039. DOI: 2031
ParkY-I, Karthikeyan S, TSAY F, et al. A low power 10 bit, 80 MS/s CMOS pipelined ADC at 1.8 V power supply[C]//Circuits and Systems, ISCAS, The 2001 IEEE International Symposium on. Sydney: IEEE, 2001: 580-583.
Chiu Y, Gray P, Nikolic B. A 14-b 12-MS/s CMOS Pipeline ADC With Over 100-dB SFDR[J]. IEEE J Sol Sta Circ, 2004, 39(12): 2139-2151. DOI: 2139