FENG Er-qiang, ZHENG Jun, LAN Xin-sheng. Software and Hardware Integrated Reliability Testing Based on the Profile Mapping Method[J]. 2017, 34(2): 136-140.
FENG Er-qiang, ZHENG Jun, LAN Xin-sheng. Software and Hardware Integrated Reliability Testing Based on the Profile Mapping Method[J]. 2017, 34(2): 136-140.DOI:
Software and Hardware Integrated Reliability Testing Based on the Profile Mapping Method
and accurately verify integrated hardware and software systems reliability
software and hardware integrated reliability testing based on the profile mapping method is proposed. First
the method construct the software testing profile and comprehensive environmental stress profile
then by the profile mapping method the software testing profile and the comprehensive environmental stress profile are integrated to form a comprehensive hardware and software reliability test profile; the combined test profile can realistically reflect the association between software operation and external environment changed condition
to avoid the test risks and the waste of resources. Finally
The Integrated testing method is feasible
reasonable and effective verified through a factual Display and control system experiment.
关键词
Keywords
references
Norman F. Schneidewind. Computer, network, software, and hardware engineering with applications[M]. John Wiley % Sons, 2012: 315-334. DOI: 315
Jinhee Park, Hyeon-Jeong Kim, Ju-Hwan Shin, and Jongmoon Baik. An embedded software reliability model with consideration of hardware related software failures[C]//IEEE Sixth International Conference on Software Security and Reliability. IEEE, 2012: 207-214.
Bing Huang, Manuel Rodriguez, Ming Li, et al. Hardware error likelihood induced by the operation of software[J]. IEEE Transactions on Reliability, 2011, 60(3): 622-640. DOI: 622
Javier Cano, David Rios. Reliability forecasting in complex hardware/doftware dystems[C]//ARES 2006. Vienna, 2006: 1-5.
Xiaolin Teng, Hoang Pham, Daniel R Jeske. Reliability modeling of hardware and doftwareinteractions, and its applications[J]. IEEE Transactions on Reliability, 2006, 55(4): 571-578. DOI: 571
Yudi Purwantoro, Stuart Bennett. Decomposition technique for integrated dependability rvaluation of hardware-doftware dystems using dtochastic activity networks[C]//The 25th EUROMICRO. Pisa, 1999: 142-145.
Choi M, Park N. Hardware-software co-reliability in field reconfigurable multi-processor-memory systems[C]//FTPDSWORKSHOP 2002. Los Angeles, 2002: 1-14.