A FPGA-based binary connected component detection and labeling algorithm is proposed
which Extracting 9pixel information at one time
it makes full use of the parallel processing ability of FPGA
Complete 9pixel processing in one clock cycle and quickly marks the image while scans.Finally
build a simple test circuit
transmit the two values image to FPGA from PC
and then FPGA will mark the image.When the mark is finished
FPGA will return the marked image and the time it is used to PC.Comparing the experimental results with the existing image processing methods
it is found that the FPGA can be used as a special image processing equipment for its low cost and main frequency
power consumption is much lower than Software processing equipment when the speed that FPGA processes images is equivalent with Software processing method.
He Lifeng, Chao Yuyan, Kenji Suzuki. An Algorithm for connected-component labeling, hole labeling and euler number computing[J]. Journal of Computer Science and Technology, 2013, 28(3): 468-478. DOI: 468
Shieh Jenyu, Liao Yilin, Huang Weicheng, , et al. Applying FPGA to implement real-time infrared tracking of moving objects[J]. Journal of Selected Areas in Microelectronics, 2012(11): 12-18. DOI: 12
北京 Burger W, Burger M J. Digital image processing[M]. 北京: 清华大学出版社, 2010.
Oleksandr Kalentev, Abha Rai. Connected component labeling on a 2Dgrid using CUDA[J]. Journal Parallel Distribution, Computer, 2001(71): 615-620. DOI: 615