Design of Anti-SEE HD Image Acquisition System Based on FPGA and DSP

LU Song; FU Fang-fa; TAN Long-yu; WANG Jin-xiang

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of Anti-SEE HD Image Acquisition System Based on FPGA and DSP

更新时间：2026-09-04

- Design of Anti-SEE HD Image Acquisition System Based on FPGA and DSP
- Vol. 34, Issue 1, Pages: 123-127(2017)
- 作者机构：
  
  1. 哈尔滨工业大学微电子中心,黑龙江,哈尔滨,150001
  2. 上海航天控制技术研究所机构研发中心,上海,201109
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2017
- 稿件说明：
移动端阅览
陆嵩, 付方发, 谭龙玉, 王进祥. 基于FPGA和DSP的抗单粒子高清图像采集处理系统设计[J]. 微电子学与计算机, 2017, 34(1): 123-127,131.

LU Song, FU Fang-fa, TAN Long-yu, et al. Design of Anti-SEE HD Image Acquisition System Based on FPGA and DSP[J]. 2017, 34(1): 123-127.
陆嵩, 付方发, 谭龙玉, 王进祥. 基于FPGA和DSP的抗单粒子高清图像采集处理系统设计[J]. 微电子学与计算机, 2017, 34(1): 123-127,131. DOI：

LU Song, FU Fang-fa, TAN Long-yu, et al. Design of Anti-SEE HD Image Acquisition System Based on FPGA and DSP[J]. 2017, 34(1): 123-127. DOI：

摘要

与传统的CCD相比

CMOS图像传感器因其相对简单的驱动

更低的功耗

更强的抗辐射能力

在空间探测领域得到了越来越多的应用.采用CMOSIS公司生产的CMV4000的图像传感器

基于FPGA和DSP设计完成了分辨率为2 048×2 048

10frame/s的高清图像采集系统.从器件选型、逻辑设计等方面考虑了系统的抗单粒子效应设计.试验结果表明

系统运行稳定可靠

由单粒子翻转造成的功能中断小于10-2次/天

安装光学系统后能够高质量成像.

Abstract

Compared with traditional CCD

CMOS image sensor has been widely applied in space exploration because it needs no complex driver circuit

has low power features and high anti-radiation ability.CMV4000 image sensor of CMOSIS is chosen in this paper.An image acquisition system of 2 048×2 048 pixels based on FPGA+DSP is presented at the rate of 10-frame/s.The acquisition system is designed for anti-single event effect according to the type of device and the logic design.The experimental results show that the system is stably and reliability

the functional termination caused by the single event effect is less than 10-2 times per day

the high definition image can be generated after the optical system is completed.

关键词

Keywords

references

邢克飞. 星载信号处理平台单粒子效应检测与加固技术研究[D]. 长沙: 国防科学技术大学, 2007.

Wang J J. Single event upset and hardening in 0.15μm antifuse-based field programmable gate array[J]. IEEE Transactions on Nuclear Science, 2003, 50(6): 2158-2166. DOI: 2158

王征, 何云丰, 曹小涛, 等. 基于FPGA的大面阵CMOS相机高速率电子学系统设计[J]. 液晶与显示, 2016, 31(2): 173-178. DOI: 173

贺朝会. 空间轨道单粒子翻转率预估方法研究[J]. 空间科学学报, 2001, 21(3): 266-273. DOI: 266

苏宛新, 程灵燕, 程飞燕. 基于DSP+FPGA的实时视频信号处理系统设计[J]. 液晶与显示, 2010, 25(1): 145-148. DOI: 145

赵高长, 张磊, 武风波. 改进的中值滤波算法在图像去噪中的应用[J]. 应用光学, 2011, 32(4): 678-682. DOI: 678

岳涛, 张宏伟, 黄长宁, 等. "嫦娥二号"卫星CMOS相机技术及应用[J]. 航天返回与遥感, 2011, 32(2): 12-17. DOI: 12

李继军, 杜云刚, 张丽华, 等. CMOS图像传感器的研究进展[J]. 激光与光电子学进展, 2009, 46(4): 45-52. DOI: 45

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of a shared-memory-based spaceborne data switching architecture

A low-temperature coefficient bandgap reference with high-order compensation structure

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

Related Author

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

YANG Yuxin

LI Haisong

WANG Bin

FENG Zhouwu

Related Institution

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

Xi'an Institute of Microelectronics Technology

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰