XIE Run, DIAO Sheng-xi, LIN Fu-jiang. A ΔΣ Time-to-Digital Converter Based on Gated-Ring-Oscillator Using Time Amplifier Gain Calibration Technique[J]. 2016, 33(11): 137-141.
XIE Run, DIAO Sheng-xi, LIN Fu-jiang. A ΔΣ Time-to-Digital Converter Based on Gated-Ring-Oscillator Using Time Amplifier Gain Calibration Technique[J]. 2016, 33(11): 137-141.DOI:
A ΔΣ Time-to-Digital Converter Based on Gated-Ring-Oscillator Using Time Amplifier Gain Calibration Technique
A 1-1 MASH delta-sigma time-to-digital converter using charge-pump based time-amplifier and gain calibration technique is proposed. The TDC using two cascaded gated-ring-oscillator based TDCs and achieved 2nd order noise shaping. By adopting of a high gain charge-pump based time amplifier
the quantization noise of proposed TDC is further diminished. The proposed TDC is designed and simulated on SMIC 40 nm 1P8M CMOS process
achieved high bandwidth
high resolution (low integrated noise) and large dynamic range.
关键词
Keywords
references
Kim K, Yu W, Cho S. A 9 bit, 1.12 ps resolution 2.5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time-register[J]. Solid-State Circuits, IEEE Journal of, 2014, 49(4): 1007-1016. DOI: 1007
Oh T, Venkatra H, Moom U K. A time-based pipelined adc using both voltage and time domain information[J]. IEEE J Solid-State Circuits, 2014, 49(4): 961-971. DOI: 961
Gande M, Maghari N, OH T, et al. A 71 dB dynamic range third-order TDC using charge-pump[J]. Proc IEEE Symp VLSI Circuits Dig, 2012, 38(7): 168-169. DOI: 168
Yu W, Kim K, Cho S. A integrated noise 4 MHz bandwidth second-order time-to-digital converter with gated switched-ring oscillator[J]. Circuits and Systems I, IEEE Transactions on, 2014, 61(8): 2281-2289. DOI: 2281
Seo Y H, Kim J S, Park H J, et al., A 1.25 ps resolution 8b cyclic TDC in 0.13 m CMOS[J]. Solid-State Circuits, IEEE Journal of, 2012, 41(3): 736-743. DOI: 736
Straayer M Z, Perrott M. A multi-path gated ring oscillator TDC with 1st order noise shaping[J]. Solid State Circuits, IEEE Journal of, 2009, 44(4): 1089-1098. DOI: 1089
Konishi T, Okuno K, Izumi S, et al. A second-order all-digital tdc with low jitter frequency shift oscillators and dynamic flipflops[J]. IEICE transactions on electronics, 2013, 96(4): 546-552. DOI: 546