Low Power Configurable ASIC Based Elliptic Curve Scalar Multiplication Over GF(2

CHE Guang-ning; ZHANG Zhao-feng

Chinese

您当前的位置：

首页 >

文章列表页 >

Low Power Configurable ASIC Based Elliptic Curve Scalar Multiplication Over GF(2

更新时间：2026-09-04

- Low Power Configurable ASIC Based Elliptic Curve Scalar Multiplication Over GF(2
- Vol. 35, Issue 1, Pages: 15-20(2018)
- 作者机构：
  
  1. 中国科学院机构上海高等研究院,上海,201210
  2. 中国科学院大学机构
  3. 上海科技大学机构信息科学与技术学院,上海,201210
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2018
- 稿件说明：
移动端阅览
车光宁, 张钊锋. GF(2)域上的低功耗可配置ECC点乘算法ASIC设计实现[J]. 微电子学与计算机, 2018, 35(1): 15-20.

CHE Guang-ning, ZHANG Zhao-feng. Low Power Configurable ASIC Based Elliptic Curve Scalar Multiplication Over GF(2[J]. 2018, 35(1): 15-20.
车光宁, 张钊锋. GF(2)域上的低功耗可配置ECC点乘算法ASIC设计实现[J]. 微电子学与计算机, 2018, 35(1): 15-20. DOI：

CHE Guang-ning, ZHANG Zhao-feng. Low Power Configurable ASIC Based Elliptic Curve Scalar Multiplication Over GF(2[J]. 2018, 35(1): 15-20. DOI：

摘要

针对射频识别(RFID)和无线传感网(WSN)等领域的高安全、低功耗、轻量化和可拓展等应用需求

设计一种GF (2)域上实现的椭圆曲线标量乘法电路.通过对椭圆曲线标量乘法整体架构实现进行逐层分级优化改进

尤其对标量乘核心模块——模乘和模逆进行了低功耗设计改进.经过Xilinx FPGA工具仿真和Synopsys Design Compiler工具验证

该椭圆曲线标量乘法架构灵活可拓展

GF (2)域上一次点乘运算仅需要138 k个时钟周期并且在TSMC 0.13 μm工艺下等效面积仅为11.9 k

相比较同类设计

面积和执行速度都有着效果显著的优势

可以胜任像RFID以及WSN一样资源受限的应用场合使用.

Abstract

Aiming at the design requirements of high security

low power consumption

light implementation and configurable requirements for radio frequency identification (RFID) and wireless sensor networks (WSN) applications

an elliptic curve scalar multiplication circuit is designed. Through the overall optimization of the whole architecture of the elliptic curve scalar algorithm layer by layer

especially for the lower power design of the core scalar module: modular multiplication and inversion. Through the Xilinx FPGA tool simulation and the comprehensive verification of Design Compiler tools of Synopsys

the scalar multiplication architecture is proved flexible and expandable

one elliptic curve scalar point multiplication over GF(2) is only 138 k clock cycles and the equivalent gate area with TSMC 0.13 μm is only 11.9 k

compared with similar designs

the area and the implementation of the speed has a significant advantage

it can be used for RFID、WSN and other resource-constrained applications.

关键词

Keywords

references

Khan Z U A, Benaissa M. High speed ECC implementation on FPGA over GF (2m)[C]//Field Programmable Logic and Applications (FPL), 2015 25th International Conference on. London, UK, IEEE, 2015: 1-6.

Montgomery P L. Speeding the pollard and elliptic curve methods of factorization[J]. Mathematics of computation, 1987, 177(48): 243-264. DOI: 243

Lee Y K, Sakiyama K, Batina L, et al. Elliptic-curve-based security processor for RFID[J]. IEEE Transactions on Computers, 2008, 57(11): 1514-1527. DOI: 1514

Liu Z, Liu D, Zou X, et al. Design of an elliptic curve cryptography processor for RFID tag chips[J]. Sensors, 2014, 14(10): 17883-17904. DOI: 17883

Li L, Li S. High-Performance pipelined architecture of elliptic curve scalar multiplication over GF (2m)[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24(4): 1223-1232. DOI: 1223

Hankerson D, Menezes A, Vanstone S. Guide to elliptic curve cryptography[J]. Springer, 2004, 22(3): 98-101. DOI: 98

Sutter G D, Deschamps J P, Imaña J L. Efficient elliptic curve point multiplication using digit-serial binary field operations[J]. IEEE Transactions on Industrial Electronics, 2013, 60(1): 217-225. DOI: 217

Azarderakhsh R, Jarvinen K U, Mozaffari-Kermani M. Efficient algorithm and architecture for elliptic curve cryptography for extremely constrained secure applications[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61(4): 1144-1155. DOI: 1144

魏国珩, 汪亚, 张焕国. 面向RFID应用的GF (2m)域上ECC点乘运算的轻量化改进研究[J]. 计算机工程与科学, 2017, 39(1): 81-85. DOI: 81

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

ASIC Implementation of Digital Down Converter Built in 4 GS/s-12 bit ADC

A Method for Evaluating the SEU of ASIC Internal Memory

The Research of Aerospace ASIC Development

An Optimizing Method for Chip Verification Platform Based on E-Language

Design and Implementation of LDPC Decoder for IEEE 802.11n

Related Author

WU Jin

WU Dan-yu

ZHOU Lei

MA Chong-he

XUE Jin-xin

ZHENG Hong-chao

CHU Fei

JIAN Gui-zhou

Related Institution

Institute of Microelectronics, Chinese Academy of Sciences

University of Chinese Academy of Sciences

Beijing Microelectronics Technology Institute

1 Lunar Exploration and Space Program Center of CNSA

2 Beijing Jinghang Computation Institute

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰