XU Chuan-pei, WANG Su-yan. Optimizing Test Power Consumption in 3D NoC Based on Improved Quantum-Inspired Evolutionary Algorithm of Multi Populations[J]. 2017, 34(8): 17-22.
XU Chuan-pei, WANG Su-yan. Optimizing Test Power Consumption in 3D NoC Based on Improved Quantum-Inspired Evolutionary Algorithm of Multi Populations[J]. 2017, 34(8): 17-22.DOI:
Optimizing Test Power Consumption in 3D NoC Based on Improved Quantum-Inspired Evolutionary Algorithm of Multi Populations
Considering that the large thermal effect produced by chips in the process of testing will damage the reliability of the chips
in this paper
a new method using improved quantum-inspired evolutionary algorithm of multi populations is proposed to optimize the test power consumption. The proposed method is meant to reduce the test cost and prevent the chip from being damaged due to excessive power consumption. In order to avoid the single population cant guarantee the diversity of populations
this paper combines multiple populations operation with algorithm and adopts the strategy of crossover in excellent individuals to improve the ability of global optimization. Taking ITC02 standard circuit as the test object
the experiment results demonstrate that the proposed method can converge to the optimal solution quickly
which can reduce the total test time and improve the test efficiency
in addition
the test power consumption is optimized under the constraint of the test time.
关键词
Keywords
references
Cheng Y Q, Zhang L, Han Y H, et al. TSV minimization for circuit-partitioned 3D SoC test wrapper design[J]. Journal of Computer Science and Technology, 2013, 28(1): 119-128. DOI: 119
Fccro B S, Pande P P, Networks-on-Chip in a three-dimensional environment: a performance evaluation[J]. IEEE Transactions on Computers, 2009, 58(1): 32-45. DOI: 32
Cota E, Zeferion C, Kreutz M, et al. The impact of NoC reuse on the testing of core-based system[C]//VLSI TestSymposium 2003. Napa Valley, California, 2003: 128-133.