您当前的位置:
首页 >
文章列表页 >
A Method for Evaluating the SEU of ASIC Internal Memory
更新时间:2026-09-04
    • A Method for Evaluating the SEU of ASIC Internal Memory

    • Vol. 34, Issue 10, Pages: 22-25(2017)
    • Published:2017

    移动端阅览

  • ZHENG Hong-chao, YUE Su-ge, WANG Liang, et al. A Method for Evaluating the SEU of ASIC Internal Memory[J]. 2017, 34(10): 22-25. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

23

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

An Efficient Dynamic Fault Test Algorithm for FinFET Single Memory Cell
Characterization of single-event upset in the EDAC and bit-interleaving hardened storage system of the multicore microprocessor
A charge-domain memory computing circuit supporting a multi-bit network
An overview of SRAM in-memory computing
A high-efficiency cache SEU fault tolerance method using bit selective placement and extended-FastTag

Related Author

PENG Zeng-Fa
ZHENG Jian-Bin
ZHANG Li-Jun
SANG Sheng-Nan
CHEN Xiaowen
CHI Yaqing
HU Chunmei
CHEN Jianjun

Related Institution

Megacores Technology Co. LTD
Soochow University
Key Laboratory of Advanced Microprocessor Chips and Systems, National University of Defense Technology
School of Computing, National University of Defense Technology
Department of Electronic Engineering, Tsinghua University
0