A 2-0 cascade gated-ring-oscillator (GRO) based Δ time-to-digital converter (TDC) using time-skew shaping technique is presented in this paper. The proposed TDC includes a ring digital-to-time converter (Ring-DTC) and a time-register (TR) based time-domain adder. By sharing the intrinsic gated-ring quantizer of GRO-TDC
the Ring-DTC has performed no additional matching requirement
calibration free and low power consumption. By dividing the outputs of the GRO quantizer into an MSB segment and an LSB segment
the resolution requirement of Ring-DTC is further released. With the proposed time skew shaping technique
the time-skew of GRO is 1 order shaped
and the dead-zone effect is solved. At the same time
2 order quantization noise shaping is achieved. This technique is simple to implement and well suited for low-power and wide-band applications.
关键词
Keywords
references
Hsu C M, Straayer M Z, Perrott M H. A low-noise wide-bw 3.6-ghz digital delta sigma fractional-n frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation [J]. Ieee Journal of Solid-State Circuits, 2008, 43(12): 2776-2786. DOI: 2776
Straayer M Z, Perrott M H. A multi-path gated ring oscillator tdc with first-order noise shaping [J]. Ieee Journal of Solid-State Circuits, 2009, 44(4): 1089-1098. DOI: 1089
Yu W, Kim K, CHO S. A 0.22 ps(rms) Integrated Noise 15 MHz bandwidth fourth-order delta sigma time-to-digital converter using time-domain error-feedback filter [J]. Ieee Journal of Solid-State Circuits, 2015, 50(5): 1251-1262. DOI: 1251
Konishi T, Okuno K, Izumi S, et al. A second-order all-digital tdc with low-jitter frequency shift oscillators and dynamic flipflops [J]. Ieice T Electron, 2013, E96c(4): 546-552. DOI: 546
Lee C C, Alpman E, Weaver S, et al. A 66dB SNDR 15MHz BW SAR assisted ΔΣ ADC in 22nm tri-gate CMOS [C]//proceedings of the VLSI Circuits (VLSIC), 2013 Symposium on. Kyoto, Japan, IEEE, 2013.
Yu W, Kim K, Cho S. A 148fS(rms) integrated noise 4 MHz bandwidth second-order delta sigma time-to-digital converter with gated switched-ring oscillator [J]. Ieee T Circuits-I, 2014, 61(8): 2281-2289. DOI: 2281