A 0-100 MHz High-Linearity Low-Power Clock Generator Based on CMOS Ring Oscillator

LIU Xin-tong; LI Zhen-rong; ZHUANG Yi-qi

Chinese

您当前的位置：

首页 >

文章列表页 >

A 0-100 MHz High-Linearity Low-Power Clock Generator Based on CMOS Ring Oscillator

更新时间：2026-09-04

- A 0-100 MHz High-Linearity Low-Power Clock Generator Based on CMOS Ring Oscillator
- Vol. 35, Issue 3, Pages: 52-57(2018)
- 作者机构：
  
  教育部宽禁带重点实验室, 西安电子科技大学微电子学院,陕西,西安,710071
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2018
- 稿件说明：
移动端阅览
刘心彤, 李振荣, 庄奕琪. 基于CMOS环型振荡器0~100 MHz高线性低功耗时钟发生器[J]. 微电子学与计算机, 2018, 35(3): 52-57, 63.

LIU Xin-tong, LI Zhen-rong, ZHUANG Yi-qi. A 0-100 MHz High-Linearity Low-Power Clock Generator Based on CMOS Ring Oscillator[J]. 2018, 35(3): 52-57.
刘心彤, 李振荣, 庄奕琪. 基于CMOS环型振荡器0~100 MHz高线性低功耗时钟发生器[J]. 微电子学与计算机, 2018, 35(3): 52-57, 63. DOI：

LIU Xin-tong, LI Zhen-rong, ZHUANG Yi-qi. A 0-100 MHz High-Linearity Low-Power Clock Generator Based on CMOS Ring Oscillator[J]. 2018, 35(3): 52-57. DOI：

摘要

设计了一种基于高线性低功耗延时单元和电压电流转换电路的环形压控振荡器电路

并采用数控技术提出了一种延时和充放电电流可编程控制的鉴频鉴相器和电荷泵电路

获得了突出的环路性能

最终基于0.18μm RF CMOS工艺集成实现了一个具有高线性低功耗特性的时钟信号发生器.

Abstract

A ring oscillator is designed based on a high-linearity and low-power delay element and V-I converter circuits. A programmable-delay phase frequency detector and a programmable-current charge pump are proposed based on digital control technology for achieving excellent loop performance. The high-linearity and low-power clock generator is implemented in 0.18μm RF CMOS technology.

关键词

Keywords

references

陈鑫, 黄辉, 吴宁. 增益恒定的数控振荡器设计[J]. 电子科技大学学报, 2012, 41(5): 712-716. DOI: 712

Kadaba R Lakshmikumar. Analog PLL design with ring oscillators at low-gigahertz frequencies in nanometer CMOS: Challenges and solutions[J]. IEEE Trans on Circuits and Systems, 2009, 56(5): 389-393. DOI: 389

Goyal B, Suman S, Ghosh P K. Design and analysis of improved performance ring VCO based on differential pair configuration[C]//Electrical, Electronics, and Optimization Techniques (ICEEOT), International Conference on. IEEE, 2016: 3468-3472.

Asad A Abidi. Phase noise and jitter in CMOS ring oscillators[J]. IEEE Journal of Solid-State Circuits. 2006, 41(8): 1803-1816. DOI: 1803

Amr Amin Hafez, Chih-Kong Ken Yang. Design and optimization of multipath ring oscillators[J]. IEEE Trans on Circuits and Systems, 2011, 58(10): 2332-2345. DOI: 2332

Yang W B, Wang C H, Chuo I T. A Robust Oscillator for Embedded System without External Crystal[J]. Applied Mathematics % Information Sciences 9 (1L), 2015: 73-80. DOI: 73

Adrian Maxim, Ramin K Poorfard, Richard A Johnson, et al. A fully integrated 0.13 μm CMOS digital low-IF DBS satellite tuner using a ring oscillator-based frequency synthesizer[J]. IEEE Journal of Solid-State Circuits. 2007, 42(5): 967-982. DOI: 967

Yan Yunfeng, Yan Taotao, Mo Tingting, et al. A 62MHz ~316MHz phase-locked loop based on ring oscillator for ADC clock generator in 0.18 μm CMOS[C]//Third International Conference on Measuring Technology and Mechatronics Automation. Shangshai: IEEE, 2011: 6-8.

Huang Jiwei, Tao Liang, Li Zhengpin. A low-jitter and low-power clock generator[C]//IEEE International Conference on Solid-State and Integrated Circuit Technology. Shanghai: IEEE, 2010: 385-387.

Chen Zuow-Zun, Lee Tai-Cheng. The design and analysis of dual-delay-path ring oscillators[J]. IEEE Trans on Circuits and Systems, 2011, 58(3): 470-478. DOI: 470

李振荣, 庄奕琪, 龙强. 具有高线性调谐特性的1.2 GHz CMOS频率综合器[J]. 电子科技大学学报, 2012, 41(6): 853-858. DOI: 853

谢连波, 桑红石, 方海涛, 等. 低功耗CMOS差分环形压控振荡器设计[J]. 微电子学与计算机, 2013, 30(5): 104-107. DOI: 104

王玥, 刁盛锡, 袁海泉, 等. 一种低功耗环形振荡器的噪声分析与设计[J]. 微电子学, 2015, 45(6): 731-734. DOI: 731

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Aerial small object detection algorithm based on improved RT-DETR

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Research on the design of blockchain-based AI-generated content traceability framework

Monte carlo analysis of V-layout trench SiC neutron detector

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰