Design of a Reconfigurable Computing Unit With Multiple Working Modes

LI Hao-yang; SONG Yu-kun

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of a Reconfigurable Computing Unit With Multiple Working Modes

更新时间：2026-09-04

- Design of a Reconfigurable Computing Unit With Multiple Working Modes
- Vol. 34, Issue 10, Pages: 53-58(2017)
- 作者机构：
  
  合肥工业大学电子科学与应用物理学院,安徽,合肥,230009
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2017
- 稿件说明：
移动端阅览
李浩洋, 宋宇鲲. 一种支持多种工作模式的可重构计算单元的设计[J]. 微电子学与计算机, 2017, 34(10): 53-58, 62.

LI Hao-yang, SONG Yu-kun. Design of a Reconfigurable Computing Unit With Multiple Working Modes[J]. 2017, 34(10): 53-58.
李浩洋, 宋宇鲲. 一种支持多种工作模式的可重构计算单元的设计[J]. 微电子学与计算机, 2017, 34(10): 53-58, 62. DOI：

LI Hao-yang, SONG Yu-kun. Design of a Reconfigurable Computing Unit With Multiple Working Modes[J]. 2017, 34(10): 53-58. DOI：

摘要

针对高密度计算领域的数据特点

为目标多核计算系统设计了一种可重构计算单元

其通过内部运算部件的运算路径重构

可以实现多种乘加运算功能

并对高密度计算领域中常见的矩阵乘法、快速傅里叶变换等算法进行了针对性的加速设计

并能够支持多种工作模式.该设计已经在Xilinx Virtex-7 XC7V2000TFLG1925-1 FPGA芯片上进行了原型验证

测试结果表明

对高密度计算领域的典型数据粒度

该可重构计算单元的计算效率满足设计要求.

Abstract

In this paper

a coarse-grained reconfigurable computing unit (RCU) is designed for the heterogeneous multi-core system (HMCS) which is applied to high density computing field. As a reconfigurable computing unit

RCU can achieve a variety of functions and work in different modes. The architecture of RCU is also optimized for some common complex algorithms

such as matrix calculation

FFT and etc. At last

the hardware prototype of RCU is implemented on the FPGA and the experimental results show that the performance has achieved the performance requirements.

关键词

Keywords

references

王侃文. 领域专用可重构计算结构研究[D]. 上海: 复旦大学, 2011.

李柏楠. 面向领域应用的可重构系统关键技术研究[D]. 郑州: 解放军信息工程大学, 2015.

陈鹏. 面向大数据应用的异构可重构平台关键技术研究[D]. 合肥: 中国科学技术大学, 2015.

谭龙生. 一种基于FPGA的低开销可重构容错系统设计[D]. 合肥: 合肥工业大学, 2015.

Grasset A, Millet P, Bonnot P, et al. The MORPHEUS heterogeneous dynamically reconfigurable platform[J]. International Journal of Parallel Programming, 2011, 39(3): 328-356. DOI: 328

Wawrzynek J, Patterson D, Oskin M, et al. RAMP: research accelerator for multiple processors[J]. IEEE Micro, 2007, 27(2): 46-57. DOI: 46

王志远, 王建华, 徐旸. 可重构计算综述[J]. 小型微型计算机系统, 2009, 30(6): 1203-1207. DOI: 1203

Compton K, Hauck S. Reconfigurable computing: a survey of systems and software[J]. ACM Computing Surveys, 2002, 34(2): 171-210. DOI: 171

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Aerial small object detection algorithm based on improved RT-DETR

A high-efficiency charge pump for ultra-low voltage boost systems

Design of ultra-low power real-time clock circuits

Research on the design of blockchain-based AI-generated content traceability framework

Steganography model guided by attention mechanism and improved dense convolution

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰