JI Shu-jiang, HUO Zhang-xing, SUN Hai-tao, et al. A Low-Power and High-Percision Bandgap Reference Voltage Based on SMIC-28nm Process[J]. 2017, 34(9): 71-76.
JI Shu-jiang, HUO Zhang-xing, SUN Hai-tao, et al. A Low-Power and High-Percision Bandgap Reference Voltage Based on SMIC-28nm Process[J]. 2017, 34(9): 71-76.DOI:
A Low-Power and High-Percision Bandgap Reference Voltage Based on SMIC-28nm Process
温度范围-40~125℃和电源电压±10%的情况.300次Monte Carlo仿真输出电压平均值为1.196 42 V
方差为5.011 mV
温度系数为7×10/℃
总电流仅为264 nA
电源电压为1.8 V时
最恶劣corner总电流为343 nA
低频1 kHz电源抑制比为-78 dB.该电路中设计了一款新的启动电路
该电路由带负反馈的三支路偏置电路和施密特触发器组成
极大地提高了电路的稳定性
芯片版图面积为105 m×110 m.
Abstract
Based on SMIC 28 nm
a low-power and high-percision bandgap reference voltage for Flash memory is presented in the paper.Cascode is used to improve the percision of the bias current and PSRR.In this circuit design process
all process corner
the rage of temperature is -40~125℃ and power floats±10% has been simulated.With three hundreds Monte Carlo
the mean of output voltage is 1.196 42 V and standard deviation is 5.011 mv
the coefficient is 7 ppm/℃
the total current is 260 nA and When the power is 1.8 V the worse case is 343 nA and the PSRR is -78 dB at 1kHz.A new startup circuit is presented
with the introduction of Schmitt Trigger and tipbranch
the bandgap shows better stability.The area of layout is 105 m×110 m.
关键词
Keywords
references
何乐年, 王忆. 模拟集成电路设计与仿真[M]. 北京: 科学出版社, 2008.
Cambridge, U.K. Taur Y, Ning T H. Fundamentals of modern VLSI devices[M]. Cambridge, U.K. : Cambridge Univ. Press, 2002.
Yuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, et al. 1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs[J]. IEEE Journal of Solid-State Circuits, 2013, 48: 1530-1538. DOI: 1530
Filippo Neri, Thomas Brauner, Eric De Mey, et al. Low-power, wide supply voltage bandgap reference circuit in 28 nm CMOS[C]//IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT). IEEE, 2015: 1-6.
Banba H, Shiga H, Umezawa A, et al. A CMOS bandgap reference circuit with sub-1-V operation[J]. IEEE Journal of Solid-State Circuits, 1999, 34: 670-674. DOI: 670
Zhang Hualei, Xiao Zhibin, Xi Tan, et al. Low-power sub-1-V compact bandgap reference for passive RFID tags[J]. Electron. Lett., 2015, 51(11): 816. DOI: 816
Ken Ueno, Tetsuya Hirose, Tetsuya Asai, et al. A300 nW, 15 ppm/C, 20 ppm/V CMOS voltage reference Circuit consisting of subthreshold MOSFETs[J]. IEEE Journal of Solid-State Circuits, 2009, 44: 2047-2054. DOI: 2047
Cheng M H, Wu Z W. Low-power low-voltage reference using peaking current mirror circuit Electron[J]. Lett., 2005, 41(10): 572-573. DOI: 572
RAZAVI B. 模拟CMOS集成电路设计[M]. 陈贵灿, 程军, 译. 西安: 西安交通大学出版社, 2002.
New York Wang A, Clhoun B H, Chandracasan A P. Subthreshold design for ultra low-Power systems[M]. New York: Springer, 2006.