YU Meng, ZENG Chuan-bin, YAN Wei-wei, et al. Research on Single-Event Transients Sensitivity in Phase-Locked Loops Based on PDSOI Process[J]. 2017, 34(8): 76-81.
YU Meng, ZENG Chuan-bin, YAN Wei-wei, et al. Research on Single-Event Transients Sensitivity in Phase-Locked Loops Based on PDSOI Process[J]. 2017, 34(8): 76-81.DOI:
Research on Single-Event Transients Sensitivity in Phase-Locked Loops Based on PDSOI Process
Single-event transients (SET) sensitivity of a Phase-Locked-Loops (PLL) based on 0.35 μm PDSOI process has been analyzed. By measuring the phase jitter of PLLs output
the impacts of SET and their occurring possibility have been evaluated. An optimized SET injection model was used in circuit level simulation to improve the accuracy of simulation prediction. The SET sensitive nodes and operating condition of circuit are analyzed
and the results show that frequency divider (DIV) and output Low Voltage Positive Emitter-Couple Logic (LVPECL) are the most sensitive sub-circuits
whose SET sensitivities are close related to their working condition. In the worst case
phase jitter can be up to about half of the output cycle. Analysis results would be helpful to the design of radiation hardening.
关键词
Keywords
references
Chung H H, Chen W, Bakkaloglu B, et al. Analysis of single events effects on monolithic PLL frequency synthesizers[J]. IEEE Transactions on Nuclear Science, 2006, 53: 3539-3543. DOI: 3539
Bi J S, Zeng C B, Gao L C, et al. Effects of metal spacing and poly-silicon layers on pulsedlaser single eventtransient testing[C]// 2014 IEEE International Conference on Microelectronic Test Structures. IEEE, 2014: 207-212.
Loveless T D, Massengill L W, Bhuva B L, et al. A hardened-by-design technique for RF digital phase-locked loops[J]. Ieee Transactions on Nuclear Science, 2006, 53: 3432-3438. DOI: 3432
Bi JinShun, Zeng ChuanBin, Gao LinChun, et al. "Estimation of pulsed laser-induced single event transient in a partially depleted silicon-on-insulator 0.18-μm MOSFET"[J]. Chinese Physics B, 2014, 23: 631-635. DOI: 631
Boulghassoul Y, Massengill L W, Sternberg A L, et al. Towards SET mitigation in RF digital PLLs: From error characterization to radiation hardening considerations[J]. IEEE Transactions on Nuclear Science, 2006, 53: 2047-2053. DOI: 2047
Zhao Z, Zhang M, Chen J, et al. A single-event transient hardened phase-locked loop in 0.18 mu m CMOS process[C]// IEEE International Conference on Asic. IEEE, 2009: 284-287.
Loveless T D, Massengill L W, Bhuva B L, et al. A probabilistic analysis technique applied to a radiation-hardened-by-design voltage-controlled oscillator for mixed-signal phase-locked loops[J]. IEEE Transactions on Nuclear Science, 2008, 55: 3447-3455. DOI: 3447
Kauppila J S, Sternberg A L, Alles M L, et al. A bias-dependent single-event compact model implemented into BSIM4 and a 90 nm CMOS process design kit[J]. IEEE Transactions on Nuclear Science, 2009, 56: 3152-3157. DOI: 3152