A Pipelined IP Lookup Structure Based on Trie

ZHANG Jian-wei; TENG Fei; MA Wan-li; CHEN Xiao-ming

Chinese

您当前的位置：

首页 >

文章列表页 >

A Pipelined IP Lookup Structure Based on Trie

更新时间：2026-09-04

- A Pipelined IP Lookup Structure Based on Trie
- Vol. 34, Issue 7, Pages: 70-74(2017)
- 作者机构：
  
  大连理工大学电子科学与技术学院,大连,116024
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2017
- 稿件说明：
移动端阅览
张建伟, 滕飞, 马万里, 陈晓明. 一种基于Trie的流水式IP查找结构[J]. 微电子学与计算机, 2017, 34(7): 70-74.

ZHANG Jian-wei, TENG Fei, MA Wan-li, et al. A Pipelined IP Lookup Structure Based on Trie[J]. 2017, 34(7): 70-74.
张建伟, 滕飞, 马万里, 陈晓明. 一种基于Trie的流水式IP查找结构[J]. 微电子学与计算机, 2017, 34(7): 70-74. DOI：

ZHANG Jian-wei, TENG Fei, MA Wan-li, et al. A Pipelined IP Lookup Structure Based on Trie[J]. 2017, 34(7): 70-74. DOI：

摘要

为了减小基于Trie的流水式IP查找引擎的内存占用和延时

基于优化线性流水线 (OLP)

利用其引入空操作 (Nop) 能够更灵活布局的特点

提出了EOLP (Enhanced Optimized Linear Pipeline) 方案

包括前缀扩展长度确立算法

流水线长度确立方案

布局算法和编码算法.实验结果表明

相对于OLP方案

EOLP方案的内存占用和流水线延时至少减少了1/6

能够完全布局Trie节点

并达到了72Gb/s的吞吐率

满足高速网络的需求.

Abstract

In order to reduce the memory usage and delay of pipelined IP lookup structure based on Trie

this paper presents a new solution called EOLP (Enhanced Optimized Linear Pipeline)

including prefix expansion algorithm

pipeline conforming algorithm

mapping algorithm and encoding algorithm

based on OLP that implements the NOP in the pipeline.Experimental results shows the memory usage and delay can be decreased by 1/6 and all the nodes can be mapped on.It achieves a throughput of 72 Gbs

meeting the requirement of high-speed networks.

关键词

Keywords

references

SRINIVASAN V, VARGHESE G. Fast address lookups using controlled prefix expansion[J]. Acm Transactions on Computer Systems, 1999, 17 (1): 1-40. DOI: 1

ERDEM O, CARUS A, LE H. Value-coded trie structure for high-performance IPv6 lookup[J]. Computer Journal, 2014, 58 (2): 204-214. DOI: 204

BABOESCU F, TULLSEN D M, ROSU G, et al. A Tree Based Router Search Engine Architecture with Single Port Memories[J]. Isca'05Proceedings of Annual International Symposium on Computer Architecture, 2005, 33 (2): 123-133. DOI: 123

JIANG W, PRASANNA V K. A Memory-Balanced Linear Pipeline Architecture for Trie-based IP Lookup[C]//High-Performance Interconnects, 2007. Hoti: IEEE, 2007: 83-90.

BASU A, NARLIKAR G. Fast incremental updates for pipelined forwarding engines[J]. IEEE/ACM Transactions on Networking, 2005, 13 (3): 690-703. DOI: 690

PAO D, LU Z, POON Y H. IP address lookup using bit-shuffled trie[J]. Computer Communications, 2014, 47 (2): 51-64. DOI: 51

JIANG W, WANG Q, PRASANNA V K. Beyond TCAMs: An SRAM-based parallel multi-pipeline architecture for terabit IP lookup[C]//ProceedingsIEEE INFOCOM. Phoenix: IEEE, 2008: 1786-1794.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of Separable Gabor Filter Based on FPGAs

A high-efficiency charge pump for ultra-low voltage boost systems

Research on the design of blockchain-based AI-generated content traceability framework

Design of ultra-low power real-time clock circuits

High gain stability high temperature operational amplifier based on reverse body bias

Related Author

XI Shi-qiong

HAN Sheng

LIU Yuan-ze

GENG Wei-dong

Related Institution

Key Laboratory of Photo-Electronics Thin Film Devices and Technique of Tianjin, Key Laboratory of Opto-electronic Information Science and Technology, Ministry of Education, Institute of Photo-electronics Thin Film Devices and Technique, Nankai University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰