a motion estimation algorithm suitable for hardware implementation is proposed for integer motion estimation
and the hardware architecture is also presented. By reusing computing unit in the CU depths
the hardware resource is greatly reduced. Synthesized results in the TSMC 90nm show that the frequency of presented architecture can reach 377 MHz and the throughput can achieve 3 840×2 160@60 f/s real-time processing in the search range of ±64
which meets the requirement of processing HD video images in real time.
关键词
Keywords
references
Ndili O, Ogunfunmi T. Algorithm and architecture co-design of hardware-oriented, modified diamond search for fast motion estimation in H. 264/AVC[J]. IEEE Transactions on Circuits and Systems for Video Technology, 2011, 21(9): 1214-1227. DOI: 1214
Zhou D, Zhou J, He G, et al. A 1.59 Gpixel/s motion estimation processor with 211 to+ 211 search range for UHDTV video encoder[J]. IEEE Journal of Solid-State Circuits, 2014, 49(4): 827-837. DOI: 827
Sinangil M E, Sze V, Zhou M, et al. Cost and coding efficient motion estimation design considerations for high efficiency video coding (HEVC) standard[J]. IEEE Journal of selected topics in signal processing, 2013, 7(6): 1017-1028. DOI: 1017
Medhat A, Shalaby A, Sayed M S. High-throughput hardware implementation for motion estimation in HEVC encoder[C]//2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2015: 1-4.
Sullivan G J, Ohm J R, Han W J, et al. Overview of the high efficiency video coding (HEVC) standard[J]. IEEE Transactions on circuits and systems for video technology, 2012, 22(12): 1649-1668. DOI: 1649
Ye X, Ding D, Yu L. A hardware-oriented IME algorithm and its implementation for HEVC[C]//Visual Communications and Image Processing Conference, 2014 IEEE. IEEE, 2014: 205-208.
Chen C Y, Chien S Y, Huang Y W, et al. Analysis and architecture design of variable block-size motion estimation for H. 264/AVC[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2006, 53(3): 578-593. DOI: 578