您当前的位置:
首页 >
文章列表页 >
A High Performance Hardware Design for HEVC Integral Motion Estimation
更新时间:2026-09-04
    • A High Performance Hardware Design for HEVC Integral Motion Estimation

    • Vol. 34, Issue 10, Pages: 81-85(2017)
    • Published:2017

    移动端阅览

  • LIU Kai-li, CHEN Cheng, LI Yao, et al. A High Performance Hardware Design for HEVC Integral Motion Estimation[J]. 2017, 34(10): 81-85. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

14

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Pipelined IDCT/IDST VLSI Architecture for HEVC
A review of large model development: technological evolution from BERT to Deepseek
Aerial small object detection algorithm based on improved RT-DETR
Monte carlo analysis of V-layout trench SiC neutron detector
Research on the design of blockchain-based AI-generated content traceability framework

Related Author

YAO Zi-you
HE Wei-feng

Related Institution

School of Microelectronics, Shanghai Jiaotong University
0