This paper builds a conductor error PTM propagation model
the logic gate of error PTM loading onto the wires are calculated
computed the correct logic gate output probability
finally a layer of door correct output probability is calculated
the probability is the reliability of the entire circuit. This method effectively reduces the time and space complexity
can apply to the reliability evaluation of VLSI circuit by comparing with traditional PTM.
关键词
Keywords
references
Krishnaswamy S. Accurate reliability evaluation and enhancement via probabilistic transfer matrices[C]//Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. Orlando, 2005: 282-287.
Norman G. Evaluating the reliability of NAND multiplexing with PRISM[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(10): 1629-1637. DOI: 1629
Bhaduri D. Reliability analysis of large circuits using scalable techniques and tools[J]. Circuits % Systems I Regular Papers IEEE Transactions, 2007, 54(11): 2447-2460. DOI: 2447
Bahar R I. Algebraic decision diagrams and their applications[J]. IEEE/ACM International Conference on Computer-Aided Design, 1993, 10(2/3): 188-191. DOI: 188
Singh N S S. Evaluation of circuit reliability based on distribution of different signal input patterns[J]. IEEE International Colloquium on Signal Processing and It's Applications, 2012: 5-9. DOI: 5
Han J. Faults, Error bounds and reliability of nanoelectronic circuits[C]// IEEE International Conference on Application-Specific Systems, Architecture Processors. IEEE, 2005: 247-253.
Parker K P, Mccluskey E J. Probabilistic treatment of general combinational networks[J]. IEEE Transactions on Computers, 1975, C-24(6): 668-670. DOI: 668
Netherlands Krishnaswamy S, Markov I L, Hayes J P. Design, analysis and test of logic circuits under uncertainty[M]. Netherlands: Springer, 2014.
Naviner L. Efficient computation of combinational circuits reliability based on probabilistic transfer matrix[C]//IEEE International Conference on Ic Design and Technology of Integrated Systems in Nanoscale Era. IEEE, 2008: 1-4.
Ercolani S. Estimate of signal probability in combinational logic networks[C]// European Test Conference. IEEE, 1989: 132-138.