In order to improve the polar transmitter can support the implementation of data rate
this paper studies the technology of broadband open loop phase modulator
and based on 65 nm CMOS technology to achieve the openloop phase modulator circuit
the chip area is only 0.2 um
power is 13 mW
the average phase step DNL for 0.525 LSB.
关键词
Keywords
references
Kreienkamp R, Langmann U, Zimmermann C, et al. A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator[J]. Solid-State Circuits, IEEE Journal of, 2005, 40 (3): 736-743. DOI: 736
Song Z, Liu X, Jin Z, et al. A 180nm CMOS wireless transceiver by utilizing guard band for narrowband IoT applications[C]//Solid-State Circuits Conference (ASSCC), 2015IEEE Asian. IEEE, 2015: 1-4.
Ye L, Chen J, Kong L, et al. Design considerations for a direct digitally modulated WLAN transmitter with integrated phase path and dynamic impedance modulation[J]. Solid-State Circuits, IEEE Journal of, 2013, 48 (12): 3160-3177. DOI: 3160
Staszewski R B, Wallberg J L, Rezeq S, et al. Alldigital PLL and transmitter for mobile phones[J]. Solid-State Circuits, IEEE Journal of, 2005, 40 (12): 2469-2482. DOI: 2469