Shi C, Wang C, Ye L, et al. 99dBc/Hz@10kHz 1MHz-step dual-loop integer-N PLL with anti-mislocking frequency calibration for global navigation satellite system receiver[C]//2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, 2011: 1876-1879.

Qin Peng, Li Jinbo, Kang Jian, et al. Low noise frequency synthesizer with self-calibrated voltage controlled oscillator and accurate AFC algorithm[J]. 半导体学报, 2014, 35(9): 131-135. DOI: 131

Qi, Xu, Chi, et al. A dual-channel compass/GPS/GLONASS/Galileo reconfigurable GNSS receiver in 65 nm CMOS with on-chip I/Q calibration[J]. IEEE Transactions on Circuits % Systems I Regular Papers, 2012, 59(8): 1720-1732. DOI: 1720

北京 Razavi B. Design of analog CMOS integrated circuits[M]. 北京: 机械工业出版社, 2013.

Mao X, Yang H, Wang H. Behavioral modeling and simulation of jitter and phase noise in fractional-N PLL frequency synthesizer[M]. IEEE, 2004.

安纹庆, 李廷澈. 频率合成器、自动频率校正电路及频率校正方法: CN, CN 101227189 A[P]. 2008.

楼立恒. CMOS宽带分数分频频率综合器的研究与设计[D]. 杭州: 浙江大学, 2013.

Wu T, Hanumolu P K, Mayaram K, et al. Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers[J]. IEEE Journal of Solid-State Circuits, 2009, 44(2): 427-435. DOI: 427

肖杜, 李永峰, 朱小飞, 等. 基于数模混合仿真的PLL系统设计[J]. 微电子学与计算机, 2006, 23(8): 73-75. DOI: 73