A high efficient and parallel access memory structure is proposed. The architecture adopts the method of "logical sharing
physical distribution" and parallel storage of multiple memory blocks
which realizes the parallel access of 4×4 video array processors. The experimental results show that the proposed architecture can support simultaneous read/write operations of 16 light nuclear processing elements
the highest frequency is 200 MHz
access to the peak bandwidth of 6.25 GB/s. Finally
the 8×8 two-dimensional discrete cosine transform algorithm is mapped and compared. It is found that the cluster memory structure can provide data storage bandwidth of 312.2 Msamples/s. Compared with the same type of array structure
Paul A, Khan M H, Rahman M M, et al. Reconfigurable parallel architecture of high speed round robin arbiter[C]//Electrical, Electronics, Signals, Communication and Optimization (EESCO), 2015 International Conference on. IEEE, 2015: 1-5.
Wulf W A, Mckee S A. Hitting the memory wall: implications of the obvious[J]. Acm Sigarch Computer Architecture News, 1995, 23(1): 20-24. DOI: 20
Fan D, Zhang H, Wang D, et al. Godson-T: An efficient many-core processor exploring thread-level parallelism[J]. Micro IEEE, 2012, 32(2): 38-47. DOI: 38
Kahle J A, Day M N, Hofstee H P, et al. Introduction to the cell multiprocessor[J]. Ibm Journal of Research % Development, 2005, 49(45): 589-604. DOI: 589
Berezecki M, Frachtenberg E, Paleczny M, et al. Power and performance evaluation of Memcached on the TILEPro64 architecture[J]. Sustainable Computing Informatics % Systems, 2012, 2(2): 81-90. DOI: 81