Since the quantity of data process for NoC is more and more large
the packet transmission delay is increased with the deterministic algorithm. However
the simple adaptive algorithm takes too many on-chip resources.To solve the problems
the improved XY adaptive routing algorithm is adopted in this paper. We design node based on 2D_Mesh topology structure and wormhole switching mode of virtual channel technology. In addition
VerilogHdl language is used to complete the design of each part function for NoC routing node. Finally
the simulation experiment is carried out on Modelsim software and the function of NoC routing node is implemented on FPGA. Experimental results show that
the router designed in this paper can satisfy the process of high speed data and avoid the delay and deadlock issues.
关键词
Keywords
references
贾佳. 基于NoC的改进XY自适应路由算法的设计[D]. 西安: 西安电子科技大学, 2011.
Zhu J Y, Qian Z L, Tsui C Y. A high performance NoC router architecture using bi-directional link with double data [J]. Integration-the Vlsi Journal, 2016: 30-42. DOI: 30
Wu W T, Louri A. A Methodology for cognitive NoC design[C]//IEEE Computer Architecture Letters. IEEE, 2015: 1-4.