QIN Ming-long, WEI Shu-hua, WU Jin, et al. Background Calibration Algorithm for Channel Mismatch of Super High Speed Time-Interleaved ADC[J]. 2018, 35(11): 8-12.
QIN Ming-long, WEI Shu-hua, WU Jin, et al. Background Calibration Algorithm for Channel Mismatch of Super High Speed Time-Interleaved ADC[J]. 2018, 35(11): 8-12.DOI:
Background Calibration Algorithm for Channel Mismatch of Super High Speed Time-Interleaved ADC
ENOB和SNR分别从4.176 5 bits和26.812 8 dB提高到11.699 3 bits和72.102 3 dB
校准效果明显.验证了该后台数字校准算法的有效性.此外
此算法对输入信号类型
输入频率及通道间校准顺序没有严格限制
可以扩展到任意通道数.
Abstract
To eliminatethe three main mismatch errors of themulti-channel time-interleavedanalog-to-digitalconverter (TIADC)
which are offset mismatch errorbetweenchannel
channel gain mismatch error and sampling time mismatch errorof channel
a background calibration algorithmfor in chip digital circuits isproposed.By adding a way of reference ADC and statistical accumulation
the algorithms perform correlation operation on the output of the calibrated channel and reference channel in order to extract the error information in the background
and then iterates compensation for the mismatch errors through the analog circuit
so as to achieve the purpose of calibration.The algorithm is applied to the 12 bits 3 GS/s four channels TIADC model circuit.When the normalized frequency of input signal is /=0.16569
after calibration
the ENOB and SNR increase from 4.176 5 bits and 26.812 8 dB to 11.699 3 bits and 72.102 3 dB
respectively
and the calibration effect is obvious.In addition
the algorithm is not strictly limited to input signal type
input frequency and inter channel calibration order
Jama S M, Sing D F M P, Hurst P J, et al. Calibration of samplel-Time error in two-channel time interleaved analog converter[J]. IEEE Transaction on Circuit and Systems, 2004, 51(1):130-139. DOI: 130