KANG Rui, DAI Guo-ding, LI Chen-chen, et al. A Capacitor-free Low-dropout Regulator Based on Reversed Nested Cascode Miller Compensation[J]. 2018, 35(11): 20-23.
KANG Rui, DAI Guo-ding, LI Chen-chen, et al. A Capacitor-free Low-dropout Regulator Based on Reversed Nested Cascode Miller Compensation[J]. 2018, 35(11): 20-23.DOI:
A Capacitor-free Low-dropout Regulator Based on Reversed Nested Cascode Miller Compensation
Based on reversed nested cascade miller compensation(RNCMC)
a single pole system of capacitor-free low-dropout regulator is presented. The LDO adopts a variable-gain-buffer that consists of an inverting stage and a variable gain inverting stage to improve the slew rate and the stability of load stepping. A 2.5 V 200 mA capacitor-free LDO for SoC application is targeted by TSMC 0.25 m CMOS process in this paper. Simulation results shows that the dropout voltage is 150 mV
the LDOs load current is from 1 mA to 200 mA and the LDO can be stable in the range of 0 to 1 F for output capacitance
the maximum phase margin is up to 86 degrees and the minimum is 76 degrees when the load is at 200 mA.
关键词
Keywords
references
Tan Min, Ki Wing-Hung. A cascode miller compensated three-stage amplifier with local impedance attenuation for optimized complex-pole control[J]. IEEE Journal of Solid-State Circuits, 2015, 50(2):440-449. DOI: 440
Heisiey D, Wank B. DMOS delivers dramatic performance gains to LDO regulators[J]. IEEE Trans Circuit System-I: Fundamental Theory and Application, 2001, 48(9):1041-1056. DOI: 1041
Rincon-Mora G A, Allen P E. A low voltage, low quiescent current, low dropout regulator[J]. IEEE Journal of Solid-State Circuits, 1998, 33(1): 36-44. DOI: 36
Grasso A D, Palumbo G, Pennisi S. Advances in reverse nested miller compensation[J]. IEEE Transactions on Circuits and Systems, 2007, 54(7):1459-1470. DOI: 1459
Pan H, Cheng C, Chen C. A CMOS low dropout regulator stable with any load capacitor[C]// Tencon IEEE Region 10 Conference.[s.l].2004(4): 266-269.
Ribner D, Copeland M. Design technique for a cascaded CMOS opamp with improved PSRR and common-mode input range[J]. IEEE Solid-State Circuits, 1984, SC-19(6):919-925. DOI: 919
Chen Chiamin, Hung Chungchih. Enhanced active feedback technique with dynamic compensation for low-dropout voltage regulator[J]. Analog Integrated Circuits % Signal Processing, 2013, 75 (1) :97-108. DOI: 97
Huang W, Lu S, Liu S. A capacitor-free CMOS low dropout regulator with slew rate enhancement[J]. VLSI Design, Automation and Test, 2010, 57(2):80-84. DOI: 80