Design of the Logic Gate and Two-bit Vedic Multipliers Based on Memristors

LIU hai-feng; FANG Fang; WANG Wei; WANG Bin

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of the Logic Gate and Two-bit Vedic Multipliers Based on Memristors

更新时间：2026-09-04

- Design of the Logic Gate and Two-bit Vedic Multipliers Based on Memristors
- Vol. 35, Issue 10, Pages: 46-52(2018)
- 作者机构：
  
  1. 合肥工业大学计算机与信息学院,安徽,合肥,230009
  2. 合肥工业大学管理学院,安徽,合肥,230009
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2018
- 稿件说明：
移动端阅览
刘海峰, 方芳, 王伟, 王彬. 基于忆阻器的逻辑门和二位吠陀乘法器设计[J]. 微电子学与计算机, 2018, 35(10): 46-52.

LIU hai-feng, FANG Fang, WANG Wei, et al. Design of the Logic Gate and Two-bit Vedic Multipliers Based on Memristors[J]. 2018, 35(10): 46-52.
刘海峰, 方芳, 王伟, 王彬. 基于忆阻器的逻辑门和二位吠陀乘法器设计[J]. 微电子学与计算机, 2018, 35(10): 46-52. DOI：

LIU hai-feng, FANG Fang, WANG Wei, et al. Design of the Logic Gate and Two-bit Vedic Multipliers Based on Memristors[J]. 2018, 35(10): 46-52. DOI：

摘要

忆阻器是一种新型的无源元件

它拥有纳米级的尺寸、非线性以及记忆功能等特点

在模型分析、基础电路设计、电子元件设计、集成电路设计、神经突触等方面得到了运用.该文设计了一种混合CMOS忆阻器逻辑门电路

使用基于忆阻器的与门和或门、基于CMOS工艺的反相器

混合实现了基于忆阻器的异或门电路

进而组合已实现的逻辑门电路完成二位吠陀乘法器的设计.实验结果表明

设计的二位吠陀乘法器

相较于已有的二位吠陀乘法器

在完成相同功能时

功耗约为原来的80%和面积开销为原来的76%.

Abstract

Memristor is a new type of passive components

it has the characteristics of nanometer size

non-linearity and memory function.And it has been applied in model analysis

basic circuit design

electronic component design

integrated circuit design

synaptic and other aspects. In this paper

a hybrid CMOS memristor logic gate is designed

which uses an AND gate and OR gate based on memristor and an inverter based on CMOS process to realize an exclusive OR gate circuit based on memristor. Then

the two-bit Vedic multipliers are implemented using the memristor logic gate designed in this paper. The experimental results show that the two-bit Vedic multipliers designed in this paper compared with the existing two-bit Vedic multipliers

consumes approximately 80% of the original power and 76% of the area overhead when performing the same function.

关键词

Keywords

references

Cho K, Lee S J, Eshraghian K. Memristor-CMOS logic and digital computational component[J]. Microelectronics Journal, 2015, 46(3):214-220. DOI: 214

Chua L O. Memristor-the missing circuit element[J]. IEEE Trans Circuit Theory, 1971, 18 (5):507 - 519. DOI: 507

Jo S H, Chang T, Ebong I, et al. Nanoscale memristor device as synapse in neuromorphic systems[J]. Nano Letters, 2010, 10(4): 1297-1301. DOI: 1297

Chen L, He Z, Wang X, et al. Several logic gates extended from MAGIC-memristor-aided logic[J]. International Symposium on Neural Networks. Springer, Cham, 2017:170-179. DOI: 170

Pushpangadan R, Sukumaran V, Innocent R, et al. High speed vedic multiplier for digital signal processors[J]. Iete Journal of Research, 2009, 55(6):282-286. DOI: 282

Goux L, Fantini A, Kar G, et al. Ultralow sub-500nA operating current high-performance Ti/Al2O3/HfO2/Hf/TiN bipolar RRAM achieved through under-standing-based stack-engineering[J]. Ecs Solid State Letters, 2012, 1 (4):63-65. DOI: 63

Rose G S, Rajendran J, Manem H, et al. Leveraging memristive systems in the construction of digital logic circuits[J]. the IEEE, 2012, 100(6):2033-2049. DOI: 2033

James A P, Kumar D S, Ajayan A. Threshold logic computing: memristive-CMOS circuits for fast fourier transform and vedic multiplication[J]. IEEE Transactions on Very Large Scale Integration Systems, 2015, 23(11):2690-2694. DOI: 2690

Strukoud B. The missing memristor found[J]. Nature, 2008, 453(7191): 80-83. DOI: 80

James A P, Francis L R V J, Kumar D S. Resistive threshold logic[J]. IEEE Transactions on Very Large Scale Integration Systems, 2013, 22(1):190-195. DOI: 190

Shen W C, Yuan H T, Chih Y D, et al. Memristor logic operation gate with share contact RRAM Cell[J]. IEEE Electron Device Letters, 2011, 32(12):1650-1652. DOI: 1650

Biolek Z, Biolek D, Biolkova V. SPICE model of memristor with nonlinear dopant drift[J]. Radio-engineering, 2009, 18(2):210-214. DOI: 210

蔡鹏坤.第四种无源电子元件忆阻器的研究及应用进展[J].电子元件与材料, 2010, 29(4):78-82. DOI: 78

Del M H M. CMOS analog circuit design via geometric programming[J]. Ieice Trans Fundamentals A, 2004, 87(2):3266-3271. DOI: 3266

Xia Q, Robinett W, Cumbie M W, et al. Memristor-CMOS hybrid integrated circuits for reconfigurable logic.[J]. Nano Letters, 2009, 9(10):36-40. DOI: 36

Kvatinsky S, Kolodny A, Weiser U C, et al. Memristor-based IMPLY logic design procedure[C]//IEEE International Conference on Computer Design, Amherst, MA, USA, 2011, 47 (10): 142-147.

Eshraghian K, Cho K R, Kavehei O, et al. Memristor MOS content addressable memory (MCAM): hybrid architecture for future high performance search engines[J]. IEEE Transactions on Very Large Scale Integration Systems, 2010, 19(8):1407-1417. DOI: 1407

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Monte carlo analysis of V-layout trench SiC neutron detector

Steganography model guided by attention mechanism and improved dense convolution

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰